120
AT90PWM216/316 [DATASHEET]
7710H–AVR–07/2013
14.10.8
Timer/Counter1 Interrupt Mask Register – TIMSK1
Bit 7, 6 – Res: Reserved Bits
These bits are unused bits in the AT90PWM216/316, and will always read as zero.
Bit 5 – ICIE1: Timer/Counter1, Input Capture Interrupt Enable
When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the
Timer/Counter1 Input Capture interrupt is enabled. The corresponding Interrupt Vector (
Table 9-2 on page 52) is
executed when the ICF1 Flag, located in TIFR1, is set.
Bit 4, 3 – Res: Reserved Bits
These bits are unused bits in the AT90PWM216/316, and will always read as zero.
Bit 2 – OCIE1B: Timer/Counter1, Output Compare B Match Interrupt Enable
When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the
Timer/Counter1 Output Compare B Match interrupt is enabled. The corresponding Interrupt Vector
(Table 9-2 onpage 52) is executed when the OCF1B Flag, located in TIFR1, is set.
Bit 1 – OCIE1A: Timer/Counter1, Output Compare A Match Interrupt Enable
When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the
Timer/Counter1 Output Compare A Match interrupt is enabled. The corresponding Interrupt Vector
(Table 9-2 onpage 52) is executed when the OCF1A Flag, located in TIFR1, is set.
Bit 0 – TOIE1: Timer/Counter1, Overflow Interrupt Enable
When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the
14.10.9
Timer/Counter1 Interrupt Flag Register – TIFR1
Bit 7, 6 – Res: Reserved Bits
These bits are unused bits in the AT90PWM216/316, and will always read as zero.
Bit 5 – ICF1: Timer/Counter1, Input Capture Flag
This flag is set when a capture event occurs on the ICP1 pin. When the Input Capture Register (ICR1) is set by the
WGMn3:0 to be used as the TOP value, the ICF1 Flag is set when the counter reaches the TOP value.
ICF1 is automatically cleared when the Input Capture Interrupt Vector is executed. Alternatively, ICF1 can be
cleared by writing a logic one to its bit location.
Bit 4, 3 – Res: Reserved Bits
Bit
7
6543
2
1
0
–
ICIE1
–
OCIE1B
OCIE1A
TOIE1
TIMSK1
Read/Write
R
R/W
R
R/W
Initial Value0
0000
0
Bit
76543210
––
ICF1
––
OCF1B
OCF1A
TOV1
TIFR1
Read/Write
R
R/W
R
R/W
Initial Value
00000000