- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17644 > ISL12022MAIBZ-T (Intersil)IC RTC/CALENDAR TEMP SNSR 20SOIC PDF資料下載
參數(shù)資料
| 型號： | ISL12022MAIBZ-T |
| 廠商： | Intersil |
| 文件頁數(shù)： | 9/31頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC RTC/CALENDAR TEMP SNSR 20SOIC |
| 產(chǎn)品培訓(xùn)模塊： | Solutions for Industrial Control Applications |
| 標準包裝： | 1,000 |
| 類型： | 時鐘/日歷 |
| 特點： | 警報器，夏令時，閏年，SRAM |
| 存儲容量： | 128B |
| 時間格式： | HH:MM:SS（12/24 小時） |
| 數(shù)據(jù)格式： | YY-MM-DD-dd |
| 接口： | I²C，2 線串口 |
| 電源電壓： | 2.7 V ~ 5.5 V |
| 電壓 - 電源，電池： | 1.8 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | * |
| 封裝/外殼： | * |
| 供應(yīng)商設(shè)備封裝： | * |
| 包裝： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
ISL12022MA
17
FN7575.5
September 5, 2012
register reaches 50h, then the LBAT75 bit will remain at “0” the
next time the device switches back to Normal Mode.
REAL TIME CLOCK FAIL BIT (RTCF)
This bit is set to a “1” after a total power failure. This is a read
only bit that is set by hardware (ISL12022MA internally) when
the device powers up after having lost all power (defined as VDD
= 0V and VBAT = 0V). The bit is set regardless of whether VDD or
VBAT is applied first. The loss of only one of the supplies does not
set the RTCF bit to “1”. The first valid write to the RTC section
after a complete power failure resets the RTCF bit to “0” (writing
one byte is sufficient).
Interrupt Control Register (INT)
AUTOMATIC RESET BIT (ARST)
This bit enables/disables the automatic reset of the ALM, LVDD,
LBAT85, and LBAT75 status bits only. When ARST bit is set to “1”,
these status bits are reset to “0” after a valid read of the
respective status register (with a valid STOP condition). When the
ARST is cleared to “0”, the user must manually reset the ALM,
LVDD, LBAT85, and LBAT75 bits.
WRITE RTC ENABLE BIT (WRTC)
The WRTC bit enables or disables write capability into the RTC
Timing Registers. The factory default setting of this bit is “0”.
Upon initialization or power-up, the WRTC must be set to “1” to
enable the RTC. Upon the completion of a valid write (STOP), the
RTC starts counting. The RTC internal 1Hz signal is synchronized
to the STOP condition during a valid write cycle.
INTERRUPT/ALARM MODE BIT (IM)
This bit enables/disables the interrupt mode of the alarm
function. When the IM bit is set to “1”, the alarm will operate in
the interrupt mode, where an active low pulse width of 250ms
will appear at the IRQ/FOUT pin when the RTC is triggered by the
alarm, as defined by the alarm registers (0Ch to 11h). When the
IM bit is cleared to “0”, the alarm will operate in standard mode,
where the IRQ/FOUT pin will be set low until the ALM status bit is
cleared to “0”.
FREQUENCY OUTPUT AND INTERRUPT BIT (FOBATB)
This bit enables/disables the IRQ/FOUT pin during battery
backup mode (i.e. VBAT power source active). When the FOBATB
is set to “1”, the IRQ/FOUT pin is disabled during battery backup
mode. This means that both the frequency output and alarm
output functions are disabled. When the FOBATB is cleared to
“0”, the IRQ/FOUT pin is enabled during battery backup mode.
Note that the open drain IRQ/FOUT pin will need a pull-up to the
battery voltage to operate in battery backup mode.
FREQUENCY OUT CONTROL BITS (FO <3:0>)
These bits enable/disable the frequency output function and
frequency selection. Default for the ISL12022MA is FO<3:0> = 1h,
or 32.768kHz output (FOUT is ON). When the frequency mode is
enabled, it will override the alarm mode at the IRQ/FOUT pin.
Power Supply Control Register (PWR_VDD)
CLEAR TIME STAMP BIT (CLRTS)
This bit clears Time Stamp VDD to Battery (TSV2B) and Time
Stamp Battery to VDD Registers (TSB2V). The default setting is 0
(CLRTS = 0) and the Enabled setting is 1 (CLRTS = 1).
VDD BROWNOUT TRIP VOLTAGE BITS (VDDTRIP<2:0>)
These bits set the trip level for the VDD alarm, indicating that VDD
has dropped below a preset level. In this event, the LVDD bit in
the Status Register is set to “1”. See Table 7.
TABLE 3. INTERRUPT CONTROL REGISTER (INT)
ADDR
7
6
5
4
321
0
08h
ARST
WRTC
IM
FOBATB
FO3 FO2 FO1 FO0
TABLE 4.
IM BIT
INTERRUPT/ALARM FREQUENCY
0
Single Time Event Set By Alarm
1
Repetitive/Recurring Time Event Set By Alarm
TABLE 5. FREQUENCY SELECTION OF IRQ/FOUT PIN
FREQUENCYFOU
T
UNITS
FO3
FO2
FO1
FO0
0Hz
0
32768
Hz
0
1
4096
Hz
0
1
0
1024
Hz
0
1
64
Hz
0
1
0
32
Hz
0
1
0
1
16
Hz
0
1
0
8Hz
0
1
4Hz
1
0
2Hz
1
0
1
1Hz
1
0
1
0
1/2
Hz
1
0
1
1/4
Hz
1
0
1/8
Hz
1
0
1
1/16
Hz
1
0
1/32
Hz
1
TABLE 6.
ADDR
7
6
5
4
3
2
1
0
09h
CLRTS
0
VDDTrip2 VDDTrip1 VDDTrip0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FOXSDLF/041 | CRYSTAL 4.194304 MHZ 12PF SMD |
| HIP4086AABZT | IC DVR MOSFET N-CH 3PHASE 24SOIC |
| ISL78228ARZ-T | IC REG BUCK SYNC ADJ DL 10-DFN |
| ISL6328IRZ-T | IC CTRLR PWM SYNC BUCK DL 48QFN |
| LB16WGW01 | SWITCH PUSHBUTTON SPDT 3A 125V |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL12022M-EVAL | 制造商:Intersil Corporation 功能描述:Low Power RTC with Battery Backed SRAM, Integrated 5ppm Temperature Compensation, and Auto Daylight Saving |
| ISL12022MIBZ | 功能描述:實時時鐘 REAL TIME CLK & TEMP COMPENSATED CRYSTAL RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| ISL12022MIBZ-EVAL | 功能描述:電源管理IC開發(fā)工具 ISL12022MIBZ-EVAL DEMO BRD RoHS:否 制造商:Maxim Integrated 產(chǎn)品:Evaluation Kits 類型:Battery Management 工具用于評估:MAX17710GB 輸入電壓: 輸出電壓:1.8 V |
| ISL12022MIBZR5421 | 功能描述:實時時鐘 REAL TIME CLK W/MFK IMPROVED ESD AIR RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| ISL12022MIBZ-T | 功能描述:實時時鐘 REAL TIME CLK & TEMP COMPENSATED CRYSTAL RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。