- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16358 > ISL54100AHDMI-EVALZ (Intersil)EVAL BOARD FOR ISL54100AHDMI PDF資料下載
參數(shù)資料
| 型號： | ISL54100AHDMI-EVALZ |
| 廠商： | Intersil |
| 文件頁數(shù)： | 10/21頁 |
| 文件大?。?/td> | 0K |
| 描述： | EVAL BOARD FOR ISL54100AHDMI |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | * |
18
FN6725.0
June 17, 2008
The ISL5410xA has a 7-bit address on the serial bus,
determined by the ADDR0-ADDR6 bits. This allows up to
128 ISL5410xAs to be independently controlled by the same
serial bus.
The bus is nominally inactive, with SDA and SCL high.
Communication begins when the host issues a START
command by taking SDA low while SCL is high (Figure 14).
The ISL5410xA continuously monitors the SDA and SCL
lines for the start condition and will not respond to any
command until this condition has been met. The host then
transmits the 7-bit serial address plus a R/W bit, indicating if
the next transaction will be a Read (R/W = 1) or a Write (R/W
= 0). If the address transmitted matches that of any device
on the bus, that device must respond with an
ACKNOWLEDGE (Figure 15).
Once the serial address has been transmitted and
acknowledged, one or more bytes of information can be
written to or read from the slave. Communication with the
selected device in the selected direction (read or write) is
ended by a STOP command, where SDA rises while SCL is
high (Figure 14), or a second START command, which is
commonly used to reverse data direction without
relinquishing the bus.
Data on the serial bus must be valid for the entire time SCL
is high (Figure 16). To achieve this, data being written to the
ISL5410xA is latched on a delayed version of the rising edge
of SCL. SCL is delayed and deglitched inside the ISL5410xA
for three crystal clock periods (120ns for a 25MHz crystal) to
eliminate spurious clock pulses that could disrupt serial
communication.
When the contents of the ISL5410xA are being read, the
SDA line is updated after the falling edge of SCL, delayed
and deglitched in the same manner.
Configuration Register Write
Figure 17 shows two views of the steps necessary to write
one or more words to the Configuration Register.
Configuration Register Read
Figure 18 shows two views of the steps necessary to read
one or more words from the Configuration Register.
SCL
SDA
START
STOP
FIGURE 14. VALID START AND STOP CONDITIONS
SCL FROM
HOST
DATA OUTPUT
FROM TRANSMITTER
DATA OUTPUT
FROM RECEIVER
8
1
9
START
ACKNOWLEDGE
FIGURE 15. ACKNOWLEDGE RESPONSE FROM RECEIVER
SCL
SDA
DATA STABLE
DATA CHANGE
DATA STABLE
FIGURE 16. VALID DATA CHANGES ON THE SDA BUS
ISL54100A, ISL54101A, ISL54102A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ESA14DRSN-S288 | CONN EDGECARD 28POS .125 EXTEND |
| EMA14DRSN-S288 | CONN EDGECARD 28POS .125 EXTEND |
| ISL59119IBZ-EVALZ | EVAL BOARD FOR ISL59119IBZ |
| 2-1906014-3 | CA 2.0MM OFNR 50/125,LC SEC YEL |
| ESA14DRSD-S288 | CONN EDGECARD 28POS .125 EXTEND |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL54100CQZ | 功能描述:IC REGENERATOR TMDS 4:1 128-MQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| ISL54100CQZ-EVAL | 制造商:Intersil Corporation 功能描述:ISL54100CQZ-EVAL EVALUATION BOARD - Bulk |
| ISL54100CQZ-EVALZ | 制造商:Intersil Corporation 功能描述:EVAL BD FOR ISL54100 TMDS REGENERATORS W/ MLTPLXRS - Bulk |
| ISL54100-EVM | 制造商:Intersil Corporation 功能描述:An Evaluation Board of Manual, automatic and infrared remote control,4:1 HDMI interface, and a CD of development files 制造商:Intersil Corporation 功能描述:An Evaluation Board of Manual, automatic and infrared remote control4:1 HDMI interface, and a CD of development files |
| ISL54100HDMI-EVALZ | 制造商:Intersil Corporation 功能描述:ISL54100HDMI EVALUATION BOARD, ROHS, 4HDMI IN, 1 HDMI OUT - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。