參數(shù)資料
型號(hào): ISL98001CQZ-240
廠商: INTERSIL CORP
元件分類: 消費(fèi)家電
英文描述: Triple Video Digitizer with Digital PLL
中文描述: SPECIALTY CONSUMER CIRCUIT, PQFP128
封裝: 14 x 20 MM, ROHS COMPLIANT, PLASTIC, MS-022, MQFP-128
文件頁數(shù): 14/29頁
文件大小: 470K
代理商: ISL98001CQZ-240
14
FN6148.0
October 25, 2005
0x09
Red Offset (0x80)
7:0
Red Offset
ABLC enabled: digital offset control. A 1LSB change
in this register will shift the ADC output by 1 LSB.
ABLC disabled: analog offset control. These bits go
to the upper 8-bits of the 10-bit offset DAC. A 1LSB
change in this register will shift the ADC output
approximately 1 LSB (Offset DAC range = 0) or
0.5LSBs (Offset DAC range = 1).
0x00 = min DAC value or -0x80 digital offset,
0x80 = mid DAC value or 0x00 digital offset,
0xFF = max DAC value or +0x7F digital offset
0x0A
Green Offset (0x80)
7:0
Green Offset
0x0B
Blue Offset (0x80)
7:0
Blue Offset
0x0C
Offset DAC Configuration (0x00)
0
Offset DAC Range
0: ± ADC fullscale (1 DAC LSB ~ 1 ADC LSB)
1: ± ADC fullscale (1 DAC LSB ~ ADC LSB)
1
Reserved
Set to 0.
3:2
Red Offset DAC
LSBs
These bits are the LSBs necessary for 10-bit manual
offset DAC control.
Combine with their respective MSBs in registers
0x09, 0x0A, and 0x0B to achieve 10-bit offset DAC
control.
5:4
Green Offset DAC
LSBs
7:6
Blue Offset DAC
LSBs
0x0D
AFE Bandwidth (0x2E)
0
Unused
Value doesn’t matter
3:1
AFE BW
3dB point for AFE lowpass filter
000b: 100MHz
111b: 780MHz (default)
7:4
Peaking
0x0: Peaking off
0x1: Moderate peaking
0x2: Maximum recommended peaking (default)
Values above 2 are not recommended.
0x0E
PLL Htotal MSB (0x03)
5:0
PLL Htotal MSB
14-bit HTOTAL (number of active pixels) value
The minimum HTOTAL value supported is 0x200.
HTOTAL to PLL is updated on LSB write only.
0x0F
PLL Htotal LSB (0x20)
7:0
PLL Htotal LSB
0x10
PLL Sampling Phase (0x00)
5:0
PLL Sampling Phase Used to control the phase of the ADC’s sample point
relative to the period of a pixel. Adjust to obtain
optimum image quality. One step = 5.625° (1.56% of
pixel period).
0x11
PLL Pre-coast (0x04)
7:0
Pre-coast
Number of lines the PLL will coast prior to the start of
VSYNC.
0x12
PLL Post-coast (0x04)
7:0
Post-coast
Number of lines the PLL will coast after the end of
VSYNC.
Register Listing
(Continued)
ADDRESS
REGISTER (DEFAULT VALUE)
BIT(S)
FUNCTION NAME
DESCRIPTION
ISL98001
相關(guān)PDF資料
PDF描述
ISL98001CQZ-275 Triple Video Digitizer with Digital PLL
ISL98001 Triple Video Digitizer with Digital PLL
ISL9R1560G2 8A, 600V Stealth Diode(8A,600V Stealth二極管)
ISO213 Two-Port Isolated, Low Profile Isolated Instrumentation Amplifier(兩端口隔離、低外形隔離儀用放大器)
ISO254 Precision, Powered, Three-Port Isolated Programmable Gain Amplifier(精密、三端口隔離緩沖放大器(帶變壓器))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL98001CQZ-275 功能描述:IC TRPL VIDEO DIGITIZER 128-MQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標(biāo)準(zhǔn)包裝:3,000 系列:OMNITUNE™ 類型:調(diào)諧器 應(yīng)用:移動(dòng)電話,手機(jī),視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應(yīng)商設(shè)備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064
ISL98001CQZ-EVALZ 功能描述:EVALUATION BOARD ISL98001CQZ RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口,收發(fā)器,PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板
ISL98001CQZ-R5296 制造商:Intersil Corporation 功能描述:ISL98001CQZ PB-FREE TRIPLE VIDEO DIGITIZER W/ DIGITAL PLL, T - Trays
ISL98001IQZ-140 功能描述:IC TRPL VIDEO DIGITIZER 128-MQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 標(biāo)準(zhǔn)包裝:250 系列:- 類型:電平移位器 應(yīng)用:LCD 電視機(jī)/監(jiān)控器 安裝類型:表面貼裝 封裝/外殼:28-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:28-WQFN(4x4)裸露焊盤 包裝:帶卷 (TR) 其它名稱:296-32523-2TPS65198RUYT-ND
ISL98002CRZ-140 功能描述:IC VID DIGITIZER 3CHN AFE 72-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率(瓦特):- 電壓 - 電源,模擬:3 V ~ 3.6 V 電壓 - 電源,數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN(5x5) 包裝:帶卷 (TR)