- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360998 > ISP1181 (NXP Semiconductors N.V.) Full-speed Universal Serial Bus Interface Device(全速通用串行總線接口器件) PDF資料下載
參數(shù)資料
| 型號： | ISP1181 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Full-speed Universal Serial Bus Interface Device(全速通用串行總線接口器件) |
| 中文描述： | 全速通用串行總線接口設(shè)備（全速通用串行總線接口器件） |
| 文件頁數(shù)： | 21/69頁 |
| 文件大?。?/td> | 1655K |
| 代理商： | ISP1181 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁
Philips Semiconductors
ISP1181
Full-speed USB interface
Objective specification
Rev. 01 — 13 March 2000
21 of 69
9397 750 06896
Philips Electronics N.V. 2000. All rights reserved.
[1]
‘Externally driven’ refers to logic outside the ISP1181.
When external components are powered-off, it is possible that interface signals RD,
WR and CS have unknown values immediately after leaving ‘suspend’ state. To
prevent corruption of its internal registers, ISP1181 enables a locking mechanism
once suspend is enabled.
After wake-up from suspend’ state, all internal registers except the Unlock Register
are write-protected. A special unlock operation is needed to re-enable write access.
This prevents data corruption during power-up of external components.
Figure 9
shows a typical bus-powered modem application using ISP1181 in
powered-off mode. The SUSPEND output is used to switch off power to the
microcontroller and other external circuits during ‘suspend’ state. The ISP1181 is
woken up via the USB bus (global resume) or by the ring detection circuit on the
telephone line.
Table 13: Pin states in powered-off application
Pin
Type
A0
I/O (three-state)
DATA[15:0]
I/O (three-state)
SUSPEND
O
WAKEUP
I
INT
O (three-state)
RESET
I
CS
I
RD
I
WR
I
XTAL1
I
CLKOUT
O (three-state)
Appropriate state
powered off; internally connected to ground (logic 0)
powered off; internally connected to ground (logic 0)
ISP1181 drives logic 1
powered off; internally connected to ground (logic 0)
powered off; internally connected to ground (logic 0)
externally driven
[1]
to logic 1
powered off; internally connected to ground (logic 0)
powered off; internally connected to ground (logic 0)
powered off; internally connected to ground (logic 0)
powered off; internally connected to ground (logic 0)
ISP1181 drives logic 0
Fig 9.
SUSPEND and WAKEUP signals in a powered-off modem application.
idth
WAKEUP
RING DETECTION
ISP1181
MICRO-
CONTROLLER
D
+
D
USB
power
switch
VBUS
VCC(5.0)
VCC
LINE
MGS783
SUSPEND
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISP1181DGG | INDUCTOR 4.7NH +-.3NH 0402 SMD |
| ISP1183 | Low-power Universal Serial Bus interface device with DMA |
| ISP1183BS | Low-power Universal Serial Bus interface device with DMA |
| ISP1301 | Universal Serial Bus On-The-Go transceiver |
| ISP1301BS | Universal Serial Bus On-The-Go transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISP1181A | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Full-speed Universal Serial Bus peripheral controller |
| ISP1181ABS | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Full-speed Universal Serial Bus peripheral controller |
| ISP1181ABS,518 | 功能描述:USB 接口集成電路 USB 1.1 ADV DEVICE RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1181ABS,551 | 功能描述:USB 接口集成電路 USB 1.1 ADVANCED DEVICE RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1181ABS,557 | 功能描述:USB 接口集成電路 DO NOT USE ORDER -S OR -T PART RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。