參數(shù)資料
型號: ISP1761BE,551
廠商: NXP SEMICONDUCTORS
元件分類: 總線控制器
英文描述: UNIVERSAL SERIAL BUS CONTROLLER, PQFP128
封裝: 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT425-1, LQFP-128
文件頁數(shù): 118/164頁
文件大?。?/td> 767K
代理商: ISP1761BE,551
ISP1761_5
NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 05 — 13 March 2008
56 of 163
NXP Semiconductors
ISP1761
Hi-Speed USB OTG controller
[1]
The reserved bits should always be written with the reset value.
Bit
7
6
5
4
3
2
1
0
Symbol
INT_IRQ_E
CLKREADY
_E
HCSUSP_
E
reserved[1]
DMAEOT
INT _E
reserved[1]
SOFITLINT
_E
reserved[1]
Reset
00
0
Access
R/W
Table 56.
HcInterruptEnable - Host Controller Interrupt Enable register (address 0314h) bit
description
Bit
Symbol
Description
31 to 11 -
reserved; write reset value
10
OTG_IRQ_E
OTG_IRQ Enable: Controls the IRQ assertion because of events
present in the OTG Interrupt Latch register.
0 — No IRQ will be asserted
1 — IRQ will be asserted
For details, see Section 7.4.
9
ISO_IRQ_E
ISO IRQ Enable: Controls the IRQ assertion when one or more ISO
PTDs matching the ISO IRQ Mask AND or ISO IRQ Mask OR register
bits combination are completed.
0 — No IRQ will be asserted when ISO PTDs are completed
1 — IRQ will be asserted
For details, see Section 7.4.
8
ATL_IRQ_E
ATL IRQ Enable: Controls the IRQ assertion when one or more ATL
PTDs matching the ATL IRQ Mask AND or ATL IRQ Mask OR register
bits combination are completed.
0 — No IRQ will be asserted when ATL PTDs are completed
1 — IRQ will be asserted
For details, see Section 7.4.
7
INT_IRQ_E
INT IRQ Enable: Controls the IRQ assertion when one or more INT
PTDs matching the INT IRQ Mask AND or INT IRQ Mask OR register
bits combination are completed.
0 — No IRQ will be asserted when INT PTDs are completed
1 — IRQ will be asserted
For details, see Section 7.4.
6
CLKREADY_E
Clock Ready Enable: Enables the IRQ assertion when internal clock
signals are running stable. Useful after wake-up.
0 — No IRQ will be generated after a CLKREADY_E event
1 — IRQ will be generated after a CLKREADY_E event
5
HCSUSP_E
Host Controller Suspend Enable: Enables the IRQ generation when
the host controller enters suspend mode.
0 — No IRQ will be generated when the host controller enters
suspend mode
1 — IRQ will be generated when the host controller enters suspend
mode
相關PDF資料
PDF描述
ISP1761BE,518 UNIVERSAL SERIAL BUS CONTROLLER, PQFP128
ITR8307 SPECIALTY OPTOELECTRONIC DEVICE
IXF1010 10 CHANNEL(S), 1000M bps, LOCAL AREA NETWORK CONTROLLER, CBGA552
JANTX1N3595US-1 0.15 A, SILICON, SIGNAL DIODE
JAN1N3595US-1 0.15 A, SILICON, SIGNAL DIODE
相關代理商/技術參數(shù)
參數(shù)描述
ISP1761BEGE 功能描述:IC USB CTRL HI-SPEED 128LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應商設備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
ISP1761BE-S 功能描述:IC USB CONTROLLER 128LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應商設備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
ISP1761BE-T 功能描述:USB 接口集成電路 USB HS OTG CNTROLLER RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20
ISP1761BEUM 功能描述:IC USB OTG CONTROLLER HS 128LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應商設備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
ISP1761ET 功能描述:USB 接口集成電路 USB 2.0 HS OTG HOST RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20