參數(shù)資料
型號: IXDP610PI
廠商: IXYS
文件頁數(shù): 8/8頁
文件大?。?/td> 0K
描述: IC PWM CTRL BUS DIGITAL 18-PDIP
標(biāo)準(zhǔn)包裝: 21
應(yīng)用: PWM 電機控制器
接口: 微處理器
電源電壓: 4.5 V ~ 5.5 V
封裝/外殼: 18-DIP(0.300",7.62mm)
供應(yīng)商設(shè)備封裝: 18-DIP
包裝: 管件
安裝類型: 通孔
2001 IXYS/DEI All rights reserved
8
IXDP 610
have only one dead-time period in-
serted in each PWM cycle. In Fig. 6b
the desired ontime of OUT1 is less
than the one dead-time period, there-
fore OUT1 can never turn on. The
same is true for OUT2 in Fig. 6d. Fig.
6c is the normal situation, where both
outputs turn on and off during one
PWM cycle and, as a result, two
dead-time periods are inserted.
Response to a Change in the Pulse
Width Number
One can change the Pulse Width
number at any time. It is not
necessary to synchronize writes to
the Pulse Width latch with the CLK or
the PWM cycle period. The IXDP610
responds to the new Pulse Width
number three clock cycles after the
Pulse Width latch is loaded (1 CLK
cycle after WR goes high). Thus,
OUT1 and OUT2 will immediately
reflect the new Pulse Width number.
The IXDP610 does not wait until the
next PWM cycle to implement a
change in the Pulse Width number.
(See Fig. 7).
The resulting duty cycle is some-
where between the old and the new
duty cycle. The exact value of the
resulting duty cycle depends on when
the Width Latch is loaded (1 CLK
cycle after WR goes high). Thus,
OUT1 and OUT2 will immediately
reflect the new Pulse Width number.
The IXDP610 does not wait until the
next PWM cycle to implement a
change in the Pulse Width number.
Fig. 7a shows what happens when the
Pulse Width number is changed from
20 % to 80 % near the middle of the
PWM cycle. Fig. 7b shows the reverse
situation.
The resulting duty cycle is somewhere
between the old and the new duty
cycle. The exact value of the resulting
duty cycle depends when the Width
latch is loaded (1 CLK cycle after WR
goes high). Thus, OUT1 and OUT2 will
immediately reflect the new Pulse
Width number. The IXDP610 does not
wait until the next PWM cycle to
implement a change in the Pulse Width
number.
Fig. 7 Effect of Changing the Duty
Cycle during a PWM Cycle
Fig. 6 Effect of Nonzero Dead-time on
PWM Waveform
on-time of an output is less than one
dead-time period, the output will not
turn on. This is shown in Fig. 6b and
6d. Therefore, the commanded duty
cycle and the actual duty cycle may
differ slightly, especially at extreme
duty cycle values.
Additionally, the dead-time can have
an effect on the voltage applied to
the load by the switching power
bridge; the exact effect is a function
of the direction of the current in the
bridge and the architecture of the
bridge. One should try and choose
the smallest dead-time that will work
with the given switch configuration.
Fig. 6.a and 6.e illustrate the two
duty cycle extremes, 0 % and 100 %.
In these two instances there will
never by a dead-time period, regard-
less of the value programmed in the
dead-time bits, because neither
output ever turns off. Fig. 6b and 6d
t
PW = 0
t
PW ≤ tDT
t
PW > tDT
t
PW < (tCYCL - tDT)
t
PW ≥ (tCYCL - tDT)
t
PW = tCYCL
a)
b)
a)
b)
c)
d)
e)
相關(guān)PDF資料
PDF描述
IXDP631PI IC GENERATOR DGTL DEADTIME 8PDIP
JLC1562BFG IC I/O EXPANDER I2C 8B 16SOEIAJ
KMC68EN302AG25BT IC MPU QUICC 25MHZ 144-LQFP
KMC68LC302AF25CT IC MPU QUICC 25MHZ 100-TQFP
KMC7448THX1400ND IC MPU 128BIT 1400MHZ 360-FCCBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IXDP610PM 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
IXDP630 制造商:IXYS 制造商全稱:IXYS Corporation 功能描述:Inverter Interface and Digital Deadtime Generator for 3-Phase PWM Controls
IXDP630PC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog Delay Circuit
IXDP630PI 功能描述:馬達(dá)/運動/點火控制器和驅(qū)動器 Invrtr Intrfac/Digtl Deadtime Generator RoHS:否 制造商:STMicroelectronics 產(chǎn)品:Stepper Motor Controllers / Drivers 類型:2 Phase Stepper Motor Driver 工作電源電壓:8 V to 45 V 電源電流:0.5 mA 工作溫度:- 25 C to + 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HTSSOP-28 封裝:Tube
IXDP631 制造商:IXYS 制造商全稱:IXYS Corporation 功能描述:Inverter Interface and Digital Deadtime Generator for 3-Phase PWM Controls