參數(shù)資料
型號: K4D623238B-GC
廠商: SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述: 64Mbit DDR SDRAM
中文描述: 64Mb的DDR SDRAM內(nèi)存
文件頁數(shù): 14/17頁
文件大?。?/td> 147K
代理商: K4D623238B-GC
64M DDR SDRAM
K4D623238B-GC
- 14 -
Rev. 1.4 (Sep. 2002)
Note 1 :
- The JEDEC DDR specification currently defines the output data valid window(tDV) as the time period when the data
strobe and all data associated with that data strobe are coincidentally valid.
- The previously used definition of tDV(=0.35tCK) artificially penalizes system timing budgets by assuming the worst case
output vaild window even then the clock duty cycle applied to the device is better than 45/55%
- A new AC timing term, tQH which stands for data output hold time from DQS is difined to account for clock duty cycle
variation and replaces tDV
- tQHmin = tHP-X where
. tHP=Minimum half clock period for any given cycle and is defined by clock high or clock low time(tCH,tCL)
. X=A frequency dependent timing allowance account for tDQSQmax
tQH Timing (CL4, BL2)
1
tHP
CK, CK
DQS
DQ
CS
2
5
0
COMMAND
READA
tQH
Qa0
tDQSQ(max)
tDQSQ(max)
Qa1
3
4
相關(guān)PDF資料
PDF描述
K4D64163HF 1M x 16Bit x 4 Banks Double Data Rate Synchronous DRAM
K4D64163HF-TC33 1M x 16Bit x 4 Banks Double Data Rate Synchronous DRAM
K4D64163HF-TC36 1M x 16Bit x 4 Banks Double Data Rate Synchronous DRAM
K4D64163HF-TC40 1M x 16Bit x 4 Banks Double Data Rate Synchronous DRAM
K4D64163HF-TC50 1M x 16Bit x 4 Banks Double Data Rate Synchronous DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
K4D623238B-GC/L33 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64Mbit DDR SDRAM
K4D623238B-GC/L40 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64Mbit DDR SDRAM
K4D623238B-GC/L45 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64Mbit DDR SDRAM
K4D623238B-GC/L50 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64Mbit DDR SDRAM
K4D623238B-GC/L55 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64Mbit DDR SDRAM