- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373080 > K7B323625M-QC65 (SAMSUNG SEMICONDUCTOR CO. LTD.) 1Mx36 & 2Mx18 Synchronous SRAM PDF資料下載
參數(shù)資料
| 型號： | K7B323625M-QC65 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 元件分類： | DRAM |
| 英文描述： | 1Mx36 & 2Mx18 Synchronous SRAM |
| 中文描述： | 1Mx36 |
| 文件頁數(shù)： | 3/19頁 |
| 文件大?。?/td> | 264K |
| 代理商： | K7B323625M-QC65 |
K7B321825M
1Mx36 & 2Mx18 Synchronous SRAM
- 3 -
Rev 2.0
Nov. 2003
K7B323625M
1Mx36 & 2Mx18-Bit Synchronous Burst SRAM
The K7B323625M and K7B321825M are 37,748,736-bit Syn-
chronous Static Random Access Memory designed for high
performance second level cache of Pentium and Power PC
based System.
It is organized as 1M(2M) words of 36(18) bits and integrates
address and control registers, a 2-bit burst address counter and
added some new functions for high performance cache RAM
applications; GW, BW, LBO, ZZ. Write cycles are internally self-
timed and synchronous.
Full bus-width write is done by GW, and each byte write is per-
formed by the combination of WEx and BW when GW is high.
And with CS
1
high, ADSP is blocked to control signals.
Burst cycle can be initiated with either the address status pro-
cessor(ADSP) or address status cache controller(ADSC)
inputs. Subsequent burst addresses are generated internally in
the system
′
s burst sequence and are controlled by the burst
address advance(ADV) input.
LBO pin is DC operated and determines burst sequence(linear
or interleaved).
ZZ pin controls Power Down State and reduces Stand-by cur-
rent regardless of CLK.
The K7B323625M and K7B321825M are fabricated using SAM-
SUNG
′
s high performance CMOS technology and is available
in a 100pin TQFP package. Multiple power and ground pins are
utilized to minimize ground bounce.
GENERAL DESCRIPTION
FEATURES
Synchronous Operation.
On-Chip Address Counter.
Self-Timed Write Cycle.
On-Chip Address and Control Registers.
3.3V+0.165V/-0.165V Power Supply.
I/O Supply Voltage 3.3V+0.165V/-0.165V for 3.3V I/O
or 2.5V+0.4V/-0.125V for 2.5V I/O
5V Tolerant Inputs Except I/O Pins.
Byte Writable Function.
Global Write Enable Controls a full bus-width write.
Power Down State via ZZ Signal.
LBO Pin allows a choice of either a interleaved burst or a lin-
ear burst.
Three Chip Enables for simple depth expansion with No Data
Contention only for TQFP.
Asynchronous Output Enable Control.
ADSP, ADSC, ADV Burst Control Pins.
TTL-Level Three-State Output.
100-TQFP-1420A Package
LOGIC BLOCK DIAGRAM
CLK
LBO
ADV
ADSC
ADSP
CS
1
CS
2
CS
2
GW
BW
WEx
(x=a,b,c,d or a,b)
OE
ZZ
DQa
~ DQd
7
or DQa0 ~ DQb7
DQPa,DQPb
BURST CONTROL
LOGIC
BURST
ADDRESS
COUNTER
1Mx36 , 2Mx18
MEMORY
ARRAY
ADDRESS
REGISTER
CONTROL
LOGIC
DATA-IN
REGISTER
C
R
C
R
A
′
0
~A
′
1
A
0
~A
1
or A
2
~A
20
or A
0
~A
20
A
0
~A
19
A
2
~A
19
OUTPUT
BUFFER
FAST ACCESS TIMES
PARAMETER
Symbol
-65
-75
Unit
Cycle Time
t
CYC
7.5
8.5
ns
Clock Access Time
t
CD
6.5
7.5
ns
Output Enable Access Time
t
OE
3.5
3.5
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K7B323625M-QC6575 | 1Mx36 & 2Mx18 Synchronous SRAM |
| K7B323625M | 1Mx36 & 2Mx18 Synchronous SRAM |
| K7B323625M-QC75 | 1Mx36 & 2Mx18 Synchronous SRAM |
| K7A321800M | 1Mx36 & 2Mx18 Synchronous SRAM |
| K7A321800M-QC14 | 1Mx36 & 2Mx18 Synchronous SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K7B323625M-QC6575 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1Mx36 & 2Mx18 Synchronous SRAM |
| K7B323625M-QC75 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1Mx36 & 2Mx18 Synchronous SRAM |
| K7B323635C | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1Mx36 & 2Mx18 Synchronous SRAM |
| K7B323635C-PI75000 | 制造商:Samsung SDI 功能描述: |
| K7B401825B | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Kx36 & 256Kx18 Synchronous SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。