- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373082 > K7N401801A (SAMSUNG SEMICONDUCTOR CO. LTD.) 128Kx36 & 256Kx18-Bit Pipelined NtRAMTM PDF資料下載
參數(shù)資料
| 型號： | K7N401801A |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 128Kx36 & 256Kx18-Bit Pipelined NtRAMTM |
| 中文描述： | 128K × 36至 |
| 文件頁數(shù)： | 11/17頁 |
| 文件大?。?/td> | 387K |
| 代理商： | K7N401801A |
K7N403601A
K7N401801A
128Kx36 & 256Kx18 Pipelined N
t
RAM
TM
- 11 -
Rev 1.0
May 2000
SLEEP MODE
SLEEP MODE is a low current, power-down mode in which the device is deselected and current is reduced to I
SB2
. The duration of
SLEEP MODE is dictated by the length of time the ZZ is in a High state.
After entering SLEEP MODE, all inputs except ZZ become disabled and all outputs go to High-Z
The ZZ pin is an asynchronous, active high input that causes the device to enter SLEEP MODE.
When the ZZ pin becomes a logic High, I
SB2
is guaranteed after the time t
ZZI
is met. Any operation pending when entering SLEEP
MODE is not guaranteed to successful complete. Therefore, SLEEP MODE (READ or WRITE) must not be initiated until valid pend-
ing operations are completed. similarly, when exiting SLEEP MODE during t
PUS
, only a DESELECT or READ cycle should be given
while the SRAM is transitioning out of SLEEP MODE.
SLEEP MODE ELECTRICAL CHARACTERISTICS
DESCRIPTION
CONDITIONS
SYMBOL
MIN
MAX
UNITS
Current during SLEEP MODE
ZZ
≥
V
IH
I
SB2
10
mA
ZZ active to input ignored
t
PDS
2
cycle
ZZ inactive to input sampled
t
PUS
2
cycle
ZZ active to SLEEP current
t
ZZI
2
cycle
ZZ inactive to exit SLEEP current
t
RZZI
0
K
t
PDS
ZZ setup cycle
t
RZZI
ZZ
Isupply
All inputs
(except ZZ)
Outputs
(Q)
t
ZZI
t
PUS
ZZ recovery cycle
Deselect or Read Only
High-Z
DON
′
T CARE
I
SB2
SLEEP MODE WAVEFORM
Normal
operation
cycle
Deselect or Read Only
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K7N403601A | 128Kx36 & 256Kx18-Bit Pipelined NtRAMTM |
| K7N401801B | Flash - NOR IC; NOR Flash Type:Page Mode Access; Memory Size:256MB; Memory Configuration:128K x 16; Access Time, Tacc:110ns; Page/Burst Read Access:25ns; Sector Type:Uniform; Package/Case:64-BGA; Supply Voltage Max:3.6V |
| K7N401801B-QC13 | 256 Megabit, 3.0 Volt-only Page Mode Flash Memory |
| K7N403601B | 128Kx36 & 256Kx18 Pipelined NtRAM |
| K7N801849B-QC25 | THERMISTOR, NTC; Series:B572; Thermistor type:NTC; Resistance:10R; Tolerance, resistance:20%; Beta value:2900; Temperature, lower limit, beta value:25(degree C); Temperature, upper limit, beta value:100(degree C); Case RoHS Compliant: Yes |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K7N401801A-QC13 | 制造商:Samsung Semiconductor 功能描述: |
| K7N401801A-QC15000 | 制造商:Samsung SDI 功能描述:S5 |
| K7N401801B | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Kx36 & 256Kx18 Pipelined NtRAM |
| K7N401801B-QC13 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Kx36 & 256Kx18 Pipelined NtRAM |
| K7N401801B-QC13000 | 制造商:Samsung Semiconductor 功能描述:SRAM Chip Sync Dual 3.3V 4M-Bit 256K x 18 4.2ns 100-Pin TQFP Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。