- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373082 > K7N401801A (SAMSUNG SEMICONDUCTOR CO. LTD.) 128Kx36 & 256Kx18-Bit Pipelined NtRAMTM PDF資料下載
參數(shù)資料
| 型號： | K7N401801A |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 128Kx36 & 256Kx18-Bit Pipelined NtRAMTM |
| 中文描述： | 128K × 36至 |
| 文件頁數(shù)： | 2/17頁 |
| 文件大?。?/td> | 387K |
| 代理商： | K7N401801A |
K7N403601A
K7N401801A
128Kx36 & 256Kx18 Pipelined N
t
RAM
TM
- 2 -
Rev 1.0
May 2000
128Kx36 & 256Kx18-Bit Pipelined N
t
RAM
TM
The K7N403601A and K7N401801A are 4,718,592 bits Syn-
chronous Static SRAMs.
The N
t
RAM
TM
, or No Turnaround Random Access Memory
utilizes all the bandwidth in any combination of operating
cycles.
Address, data inputs, and all control signals except output
enable and linear burst order are synchronized to input clock.
Burst order control must be tied "High or Low".
Asynchronous inputs include the sleep mode enable(ZZ).
Output Enable controls the outputs at any given time.
Write cycles are internally self-timed and initiated by the rising
edge of the clock input. This feature eliminates complex off-
chip write pulse generation
and provides increased timing flexibility for incomming sig-
nals.
For read cycles, pipelined SRAM output data is temporarily
stored by an edge trigered output register and then released
to the output bufferes at the next rising edge of clock.
The K7N403601A and K7N401801A are implemented with
SAMSUNG
′
s high performance CMOS technology and is
available in 100pin TQFP packages. Multiple power and
ground pins minimize ground bounce.
GENERAL DESCRIPTION
FEATURES
V
DD
=3.3V+0.165V/-0.165V Power Supply.
V
DDQ
Supply Voltage 3.3V+0.165V/-0.165V for 3.3V I/O
or 2.5V+0.4V/-0.125V for 2.5V I/O.
Byte Writable Function.
Enable clock and suspend operation.
Single READ/WRITE control pin.
Self-Timed Write Cycle.
Three Chip Enable for simple depth expansion with no datacon-
tention.
Α
interleaved burst or a linear burst mode.
Asynchronous output enable control.
Power Down mode.
TTL-Level Three-State Outputs.
100-TQFP-1420A Package.
LOGIC BLOCK DIAGRAM
FAST ACCESS TIMES
PARAMETER
Symbol
-16
-15
-13
Unit
Cycle Time
tCYC
6.0
6.7
7.5
ns
Clock Access Time
tCD
3.5
3.8
4.2
ns
Output Enable Access Time
tOE
3.5
3.8
4.2
ns
WE
BW
(x=a,b,c,d or a,b)
CLK
CKE
CS
1
CS
2
CS
2
ADV
OE
ZZ
DQa
0
~ DQd
7
or
DQa
0
~ DQb
8
DQPa ~ DQPd
ADDRESS
REGISTER
ADDRESS
REGISTER
C
L
A
′
0
~A
′
1
36 or 18
OUTPUT
REGISTER
BUFFER
DATA-IN
REGISTER
DATA-IN
REGISTER
K
K
K
BURST
ADDRESS
COUNTER
WRITE
ADDRESS
REGISTER
WRITE
CONTROL
LOGIC
C
R
K
A [0:16]or
A [0:17]
LBO
A
0
~A
1
A
2
~A
16
or
A
2
~A
17
128Kx36 , 256Kx18
MEMORY
ARRAY
N
t
RAM
TM
and No Turnaround Random Access Memory are trademarks of Samsung,
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K7N403601A | 128Kx36 & 256Kx18-Bit Pipelined NtRAMTM |
| K7N401801B | Flash - NOR IC; NOR Flash Type:Page Mode Access; Memory Size:256MB; Memory Configuration:128K x 16; Access Time, Tacc:110ns; Page/Burst Read Access:25ns; Sector Type:Uniform; Package/Case:64-BGA; Supply Voltage Max:3.6V |
| K7N401801B-QC13 | 256 Megabit, 3.0 Volt-only Page Mode Flash Memory |
| K7N403601B | 128Kx36 & 256Kx18 Pipelined NtRAM |
| K7N801849B-QC25 | THERMISTOR, NTC; Series:B572; Thermistor type:NTC; Resistance:10R; Tolerance, resistance:20%; Beta value:2900; Temperature, lower limit, beta value:25(degree C); Temperature, upper limit, beta value:100(degree C); Case RoHS Compliant: Yes |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K7N401801A-QC13 | 制造商:Samsung Semiconductor 功能描述: |
| K7N401801A-QC15000 | 制造商:Samsung SDI 功能描述:S5 |
| K7N401801B | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Kx36 & 256Kx18 Pipelined NtRAM |
| K7N401801B-QC13 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Kx36 & 256Kx18 Pipelined NtRAM |
| K7N401801B-QC13000 | 制造商:Samsung Semiconductor 功能描述:SRAM Chip Sync Dual 3.3V 4M-Bit 256K x 18 4.2ns 100-Pin TQFP Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。