- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373086 > K9F1208D0A-Y (SAMSUNG SEMICONDUCTOR CO. LTD.) TV 128C 128#22D PIN RECP PDF資料下載
參數(shù)資料
| 型號(hào)： | K9F1208D0A-Y |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | TV 128C 128#22D PIN RECP |
| 中文描述： | 6400 × 8位，32 × 16位NAND閃存 |
| 文件頁數(shù)： | 6/46頁 |
| 文件大?。?/td> | 748K |
| 代理商： | K9F1208D0A-Y |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
FLASH MEMORY
6
K9F1208D0A
K9F1208U0A
K9F1216D0A
K9F1216U0A
PIN DESCRIPTION
NOTE
: Connect all V
CC
and V
SS
pins of each device to common power supply outputs.
Do not leave V
CC
or V
SS
disconnected.
Pin Name
Pin Function
I/O
0
~ I/O
7
(K9F1208X0A)
I/O
0
~ I/O
15
(K9F1216X0A)
DATA INPUTS/OUTPUTS
The I/O pins are used to input command, address and data, and to output data during read operations. The
I/O pins float to high-z when the chip is deselected or when the outputs are disabled.
I/O8 ~ I/O15 are used only in X16 organization device. Since command input and address input are x8 oper-
ation, I/O8 ~ I/O15 are not used to input command & address. I/O8 ~ I/O15 are used only for data input and
output.
CLE
COMMAND LATCH ENABLE
The CLE input controls the activating path for commands sent to the command register. When active high,
commands are latched into the command register through the I/O ports on the rising edge of the WE signal.
ALE
ADDRESS LATCH ENABLE
The ALE input controls the activating path for address to the internal address registers. Addresses are
latched on the rising edge of WE with ALE high.
CE
CHIP ENABLE
The CE input is the device selection control. When the device is in the Busy state, CE high is ignored, and
the device does not return to standby mode in program or erase operation. Regarding CE control during
read operation, refer to ’Page read’ section of Device operation .
RE
READ ENABLE
The RE input is the serial data-out control, and when active drives the data onto the I/O bus. Data is valid
tREA after the falling edge of RE which also increments the internal column address counter by one.
WE
WRITE ENABLE
The WE input controls writes to the I/O port. Commands, address and data are latched on the rising edge of
the WE pulse.
WP
WRITE PROTECT
The WP pin provides inadvertent write/erase protection during power transitions. The internal high voltage
generator is reset when the WP pin is active low.
R/B
READY/BUSY OUTPUT
The R/B output indicates the status of the device operation. When low, it indicates that a program, erase or
random read operation is in process and returns to high state upon completion. It is an open drain output and
does not float to high-z condition when the chip is deselected or when outputs are disabled.
Vcc
Q
OUTPUT BUFFER POWER
Vcc
Q
is the power supply for Output Buffer.
Vcc
Q
is internally connected to Vcc, thus should be biased to Vcc.
Vcc
POWER
V
CC
is the power supply for device.
Vss
GROUND
N.C
NO CONNECTION
Lead is not internally connected.
DNU
DO NOT USE
Leave it disconnected.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K9F1216D0A | 64M x 8 Bit , 32M x 16 Bit NAND Flash Memory |
| K9F1216D0A-P | 64M x 8 Bit , 32M x 16 Bit NAND Flash Memory |
| K9F1216D0A-Y | 64M x 8 Bit , 32M x 16 Bit NAND Flash Memory |
| K9F1208X0A | 64M x 8 Bit , 32M x 16 Bit NAND Flash Memory |
| K9F1216X0A | CAT5E PATCH CORD 100MHZ 4 FOOT BLUE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K9F1208D0B | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64M x 8 Bit NAND Flash Memory |
| K9F1208D0B-D | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64M x 8 Bit NAND Flash Memory |
| K9F1208D0B-Y | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64M x 8 Bit NAND Flash Memory |
| K9F1208Q0A | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Mb/256Mb 1.8V NAND Flash Errata |
| K9F1208Q0A-XXB0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Mb/256Mb 1.8V NAND Flash Errata |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。