- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373127 > KFH2G16U2M-DID5 (SAMSUNG SEMICONDUCTOR CO. LTD.) FLASH MEMORY(54MHz) PDF資料下載
參數(shù)資料
| 型號： | KFH2G16U2M-DID5 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | FLASH MEMORY(54MHz) |
| 中文描述： | 閃存（54MHz之間） |
| 文件頁數(shù)： | 75/125頁 |
| 文件大小： | 1657K |
| 代理商： | KFH2G16U2M-DID5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁當前第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁
OneNAND1G(KFG1G16Q2M-DEB5)
FLASH MEMORY
75
OneNAND2G(KFH2G16Q2M-DEB5)
OneNAND4G(KFW4G16Q2M-DEB5)
First Clock Cycle
The initial word is output at tIAA after the rising edge of the first CLK cycle. The RDY output indicates the initial word is ready to the
system by pulsing high. If the device is accessed synchronously while it is set to Asynchronous Read Mode, the first data can still be
read out.
Subsequent Clock Cycles
Subsequent words are output (Burst Access Time from Valid Clock to Output) tBA after the rising edge of each successive clock
cycle, which automatically increments the internal address counter.
Terminating Burst Read
The device will continue to output sequential burst data until the system asserts CE high, or RP low, wrapping around until it reaches
the designated address (see Section 2.7.3 for address map information). Alternately, a Cold/Warm/Hot Reset, asserting CE high, or a
WE low pulse will terminate the burst read operation.
Synchronous Read Boundary
Division
Add.map(word order)
BootRAM Main(0.5Kw)
0000h~01FFh
BufferRAM0 Main(1Kw)
0200h~05FFh
BufferRAM1 Main(1Kw)
0600h~09FFh
Reserved Main
0A00h~7FFFh
BootRAM Spare(16w)
8000h~800Fh
BufferRAM0 Spare(32w)
8010h~802Fh
BufferRAM1 Spare(32w)
8030h~804Fh
Reserved Spare
8050h~8FFFh
Reserved Register
9000h~EFFFh
Register(4Kw)
F000h~FFFFh
Not Support
Not Support
* Reserved area is not available on Synchronous read
3.7.2.2 4-, 8-, 16-, 32-Word Linear Burst Read Operation
See Timing Diagram 6.1
An alternate Burst Read Mode enables a fixed number of words to be read from consecutive address.
The device supports a burst read from consecutive addresses of 4-, 8-, 16-, and 32-words with a linear-wrap around. When the last
word in the burst has been reached, assert CE and OE high to terminate the operation.
In this mode, the start address for the burst read can be any address of the address map with one exception. The device does not
support a 32-word linear burst read on the spare area of the BufferRAM.
Not Support
Not Support
Not Support
3.7.2.1 Continuous Linear Burst Read Operation
See Timing Diagram 6.2
相關PDF資料 |
PDF描述 |
|---|---|
| KFH2G16U2M-DID6 | FLASH MEMORY(54MHz) |
| KFH4G1612M-DEB5 | FLASH MEMORY(54MHz) |
| KFH4G1612M-DED5 | FLASH MEMORY(54MHz) |
| KFH4G16D2M-DEB5 | FLASH MEMORY(54MHz) |
| KFH4G16D2M-DEB6 | FLASH MEMORY(54MHz) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| KFH2G16U2M-DID6 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:FLASH MEMORY(54MHz) |
| KFH-440-10 | 制造商:PennEngineering (PEM) 功能描述: |
| KFH-440-12ET | 制造商:PennEngineering (PEM) 功能描述: |
| KFH4405 | 制造商:n/a 功能描述:Ships in 2 days |
| KFH-440-5ET | 制造商:PennEngineering (PEM) 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。