- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374355 > KM44C4004C (SAMSUNG SEMICONDUCTOR CO. LTD.) 4M x 4Bit CMOS Dynamic RAM with Extended Data Out(4M x 4位 CMOS 動態(tài)RAM(帶擴(kuò)展數(shù)據(jù)輸出)) PDF資料下載
參數(shù)資料
| 型號： | KM44C4004C |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 4M x 4Bit CMOS Dynamic RAM with Extended Data Out(4M x 4位 CMOS 動態(tài)RAM(帶擴(kuò)展數(shù)據(jù)輸出)) |
| 中文描述： | 4米× 4位的擴(kuò)展數(shù)據(jù)輸出的CMOS動態(tài)RAM（4米× 4位的CMOS動態(tài)隨機(jī)存儲器（帶擴(kuò)展數(shù)據(jù)輸出）） |
| 文件頁數(shù)： | 8/21頁 |
| 文件大小： | 366K |
| 代理商： | KM44C4004C |
KM44C4004C, KM44C4104C
KM44V4004C, KM44V4104C
CMOS DRAM
NOTES
An initial pause of 200us is required after power-up followed by any 8 RAS-only refresh or CAS-before-RAS refresh cycles
before proper device operation is achieved.
V
IH
(min) and V
IL
(max) are reference levels for measuring timing of input signals. Transition times are measured between
V
IH
(min) and V
IL
(max) and are assumed to be 2ns for all inputs.
Measured with a load equivalent to 2 TTL(5V)/1 TTL(3.3V) loads and 100pF.
Operation within the
t
RCD
(max) limit insures that
t
RAC
(max) can be met.
t
RCD
(max) is specified as a reference point only.
If
t
RCD
is greater than the specified
t
RCD
(max) limit, then access time is controlled exclusively by
t
CAC
.
Assumes that
t
RCD
≥
t
RCD
(max).
This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V
oh
or V
ol
.
t
WCS
,
t
RWD
,
t
CWD
and
t
AWD
are non restrictive operating parameters. They are included in the data sheet as electrical char-
acteristics only. If
t
WCS
≥
t
WCS
(min), the cycle is an early write cycle and the data output will remain high impedance for the
duration of the cycle. If
t
CWD
≥
t
CWD
(min),
t
RWD
≥
t
RWD
(min) and
t
AWD
≥
t
AWD
(min), then the cycle is a read-modify-write cycle
and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the
condition of the data out is indeterminate.
Either
t
RCH
or
t
RRH
must be satisfied for a read cycle.
These parameters are referenced to CAS falling edge in early write cycles and to W falling edge in OE controlled write cycle
and read-modify-write cycles.
Operation within the
t
RAD
(max) limit insures that
t
RAC
(max) can be met.
t
RAD
(max) is specified as a reference point only. If
t
RAD
is greater than the specified
t
RAD
(max) limit, then access time is controlled by
t
AA
.
These specifications are applied in the test mode.
In test mode read cycle, the value of
t
RAC
,
t
AA
,
t
CAC
is delayed by 2ns to 5ns for the specified values. These parameters
should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
t
ASC
≥
6ns, Assume t
T
= 2.0ns
If RAS goes high before CAS high going, the open circuit condition of the output is achieved by CAS high going. If CAS goes
high before RAS high going, the open circuit condition of the output is achieved by RAS high going.
If
t
RASS
≥
100us, then RAS precharge time must use
t
RPS
instead of
t
RP
.
For RAS-only refresh and burst CAS-before-RAS refresh mode, 4096(4K)/2048(2K) cycles of burst refresh must be exe-
cuted within 64ms/32ms before and after self refresh, in order to meet refresh specification.
For distributed CAS-before-RAS with 15.6us interval CAS-before-RAS refresh should be executed with in 15.6us immedi-
ately before and after self refresh in order to meet refresh specification.
5.
6.
7.
8.
9.
10.
11.
12.
13.
14.
15.
16.
1.
2.
3.
4.
17.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KM44V4004C | 4M x 4Bit CMOS Dynamic RAM with Extended Data Out(4M x 4位 CMOS 動態(tài)RAM(帶擴(kuò)展數(shù)據(jù)輸出)) |
| KM44V4104C | 4M x 4Bit CMOS Dynamic RAM with Extended Data Out(4M x 4位 CMOS 動態(tài)RAM(帶擴(kuò)展數(shù)據(jù)輸出)) |
| KM44S16030B | 4M x 4Bit x 4 Banks Synchronous DRAM(4M x 4位 x 4組同步動態(tài)RAM) |
| KM44S16030C | 4M x 4Bit x 4 Banks Synchronous DRAM(4M x 4位 x 4組同步動態(tài)RAM) |
| KM44S32030B | 128Mbit SDRAM 8M x 4Bit x 4 Banks Synchronous DRAM LVTTL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KM44C4004CS6 | 制造商:SAMSUNG 功能描述:* |
| KM44C4005C | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:4M x 4Bit CMOS Quad CAS DRAM with Extended Data Out |
| KM44C4100C | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:4M x 4Bit CMOS Dynamic RAM with Fast Page Mode |
| KM44C4103C | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:4M x 4Bit CMOS Quad CAS DRAM with Fast Page Mode |
| KM44C4103CK-6 | 制造商:Samsung Semiconductor 功能描述:DRAM Chip FPM 16M-Bit 4Mx4 5V 28-Pin SOJ |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。