參數(shù)資料
型號(hào): KM44L32031BT-G(F)Y
廠商: SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述: DDR SDRAM Specification Version 0.61
中文描述: DDR SDRAM的規(guī)格版本0.61
文件頁(yè)數(shù): 15/53頁(yè)
文件大小: 669K
代理商: KM44L32031BT-G(F)Y
- 15 -
REV. 1.0 November. 2. 2000
128Mb DDR SDRAM
3.2.2 Mode Register Definition
3.2.2.1 Mode Register Set(MRS)
The mode register stores the data for controlling the various operating modes of DDR SDRAM. It programs
CAS latency, addressing mode, burst length, test mode, DLL reset and various vendor specific options to make
DDR SDRAM useful for variety of different applications. The default value of the mode register is not defined,
therefore the mode register must be written after EMRS setting for proper DDR SDRAM operation. The mode
register is written by asserting low on CS, RAS, CAS, WE and BA0(The DDR SDRAM should be in all bank pre-
charge with CKE already high prior to writing into the mode register). The states of address pins A0 ~ A11 in
the same cycle as CS, RAS, CAS, WE and BA0 going low are written in the mode register. Two clock cycles
are requested to complete the write operation in the mode register. The mode register contents can be
changed using the same command and clock cycle requirements during operation as long as all banks are in
the idle state. The mode register is divided into various fields depending on functionality. The burst length uses
A0 ~ A2, addressing mode uses A3, CAS latency(read latency from column address) uses A4 ~ A6. A7 is used
for test mode. A8 is used for DLL reset. A7 must be set to low for normal MRS operation. Refer to the table for
specific codes for various burst lengths, addressing modes and CAS latencies.
Address Bus
CAS Latency
A
6
0
0
0
0
1
1
1
1
A
5
0
0
1
1
0
0
1
1
A
4
0
1
0
1
0
1
0
1
Latency
Reserved
Reserved
2
Reserved
Reserved
Reserved
2.5
Reserved
Burst Length
A
2
A
1
A
0
Latency
Sequential
Reserve
2
4
8
Reserve
Reserve
Reserve
Reserve
Interleave
Reserve
2
4
8
Reserve
Reserve
Reserve
Reserve
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
A
7
0
1
mode
Normal
Test
A
3
0
1
Burst Type
Sequential
Interleave
* RFU(Reserved for future use)
should stay "0" during MRS
cycle.
A
8
0
1
DLL Reset
No
Yes
Mode Register
BA
1
BA
0
A
11
A
10
A
9
A
8
A
7
A
6
A
5
A
4
A
3
A
2
A
1
A
0
RFU
TM
CAS Latency
BT
Burst Length
RFU
DLL
0
BA
0
0
1
A
n
~ A
0
(Existing)MRS Cycle
Extended Funtions(EMRS)
Figure 5. Mode Register Set
相關(guān)PDF資料
PDF描述
KM48L16031BT-G(F)Y DDR SDRAM Specification Version 0.61
KM416L8031BT-G(F)Y DDR SDRAM Specification Version 0.61
KM44L32031BT-G(F)Z DDR SDRAM Specification Version 0.61
KM48L16031BT-G(F)Z DDR SDRAM Specification Version 0.61
KM416L8031BT-G(F)Z DDR SDRAM Specification Version 0.61
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KM44L32031BT-GLZ/Y/0 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:DDR SDRAM Specification Version 1.0
KM44S16020CT-G10 制造商:SEC 功能描述:
KM44S32030 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:8M x 4Bit x 4 Banks Synchronous DRAM
KM44S32030B 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:128Mbit SDRAM 8M x 4Bit x 4 Banks Synchronous DRAM LVTTL
KM44S32030BT-G/F10 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:128Mbit SDRAM 8M x 4Bit x 4 Banks Synchronous DRAM LVTTL