參數(shù)資料
型號(hào)： KMM366F803BK2
廠(chǎng)商： SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述： 8M x 64 DRAM DIMM(8M x 64 動(dòng)態(tài) RAM模塊)
中文描述： 8米× 64的DRAM內(nèi)存（8米× 64動(dòng)態(tài)內(nèi)存模塊）
文件頁(yè)數(shù)： 6/20頁(yè)
文件大小： 416K
代理商： KMM366F803BK2
DRAM MODULE
KMM366F80(8)3BK2
NOTES
An initial pause of 200us is required after power-up followed
by any 8 RAS-only or CAS-before-RAS refresh cycles before
proper device operation is achieved.
Input voltage levels are V
ih
/V
il
. V
IH
(min) and V
IL
(max) are ref-
erence levels for measuring timing of input signals. Transi-
tion times are measured between V
IH
(min) and V
IL
(max) and
are assumed to be 5ns for all inputs.
Measured with a load equivalent to 1 TTL loads and 100pF.
Operation within the
t
RCD
(max) limit insures that
t
RAC
(max)
can be met.
t
RCD
(max) is specified as a reference point only.
If
t
RCD
is greater than the specified
t
RCD
(max) limit, then
access time is controlled exclusively by
t
CAC
.
Assumes that
t
RCD
≥
t
RCD
(max).
This parameter defines the time at which the output achieves
the open circuit condition and is not referenced to V
OH
or
V
OL
.
t
WCS
,
t
RWD
,
t
CWD
and
t
AWD
are non-restrictive operating
parameter. They are included in the data sheet as electrical
characteristics only. If
t
WCS
≥
t
WCS
(min), the cycle is an early
write cycle and the data out pin will remain high impedance
for the duration of the cycle. If
t
CWD
≥
t
CWD
(min),
t
RWD
≥
t
RWD
(min) and
t
AWD
≥
t
AWD
(min), then the cycle is a
read-write cycle and the data output will contain the data
read from the selected address. If neither of the above conti-
tions are satisfied, The condition of the data out is indeterni-
mated.
Either
t
RCH
or
t
RRH
must be satisfied for a read cycle.
Operation within the
t
RAD
(max) limit insures that
t
RAC
(max)
can be met.
t
RAD
(max) is specified as a reference point only.
If
t
RAD
is greater than the specified
t
RAD
(max) limit, then
access time is controlled exclusively by
t
AA
.
If RAS goes to high before CAS high going, the open circuit
condtion of the output is achieved by CAS high going. If CAS
goes to high before RAS high going, the open circuit cond-
tion of the output is achieved by RAS high going.
t
ASC
≥
6ns
1.
2.
3.
4.
5.
6.
7.
8.
9.
10.
11.
相關(guān)PDF資料
PDF描述
KMM366F884BS1 8M x 64 DRAM DIMM(8M x 64 動(dòng)態(tài) RAM模塊)
KMM366F804BS1 8M x 64 DRAM DIMM(8M x 64 動(dòng)態(tài) RAM模塊)
KMM366S1603BTL 16Mx64 SDRAM DIMM(16Mx64 動(dòng)態(tài) RAM模塊)
KMM366S1623CTY-GL PC100 SDRAM MODULE
KMM366S1623DTL PC66 Unbuffered DIMM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KMM366S1623AT 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:16Mx64 SDRAM DIMM based on 8Mx8 4Banks, 4K Refresh, 3.3V Synchronous DRAMs with SPD
KMM366S1623AT-G0 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:16Mx64 SDRAM DIMM based on 8Mx8 4Banks, 4K Refresh, 3.3V Synchronous DRAMs with SPD
KMM366S1623AT-G2 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:16Mx64 SDRAM DIMM based on 8Mx8 4Banks, 4K Refresh, 3.3V Synchronous DRAMs with SPD
KMM366S1623AT-G8 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:16Mx64 SDRAM DIMM based on 8Mx8 4Banks, 4K Refresh, 3.3V Synchronous DRAMs with SPD
KMM366S1623BT 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:PC100 SDRAM MODULE
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*