- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3982 > KMPC8560VTAQFB (Freescale Semiconductor)IC MPU POWERQUICC III 783-FCPBGA PDF資料下載
參數(shù)資料
| 型號： | KMPC8560VTAQFB |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 13/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MPU POWERQUICC III 783-FCPBGA |
| 標準包裝： | 2 |
| 系列： | MPC85xx |
| 處理器類型： | 32-位 MPC85xx PowerQUICC III |
| 速度： | 1.0GHz |
| 電壓： | 1.3V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 784-BBGA，F(xiàn)CBGA |
| 供應(yīng)商設(shè)備封裝： | 783-FCPBGA（29x29） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
20
MPC8560 PowerQUICC III
MOTOROLA
Integrated Communications Processor Product Brief
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE
Processing Across the On-Chip Fabric
Because FIFOs are typically smaller than the incoming PDU, steps 1–3 may be repeated several times to
store the entire packet. There may also be times when the incoming PDU is larger than the buffer length
defined in the RxBD. In such cases, steps 4–5 may be repeated, and several BDs may be opened and closed
to store the entire PDU.
When the transmit portion of the communication channel is enabled, the CPM starts with the first BD in the
TxBD table (pointed to by a register in the channel’s parameter RAM table), polling the ready R bit of the
BD to verify that the buffer is ready for transmission.
7. When the BD is marked as ready, the data is moved from the main memory buffer to a temporary
storage location through DMA transactions.
8. The CPM moves data from the temporary memory location to the Tx FIFO.
9. Data is taken from the Tx FIFO in its parallel form and serialized.
10. When the Tx FIFO is emptied to a set threshold, the communication channel signals the CPM for
more data in order to maintain throughput.
11. The serialized data is encoded and transmitted on the I/O port.
Again, because the buffer pointed to by the Tx BD is typically larger than the Tx FIFO, the communication
channel may make several iterations of steps 7–10 to load and transmit the entire PDU.
Figure 3. Data Processing in the CPM
4.2
Processing Across the On-Chip Fabric
When processing across the on-chip fabric, the ATMUs at each fabric port are used to determine the flow
of data across the MPC8560. The ATMUs at each fabric port are responsible for generating a fabric port
destination ID as well as a new local device address. The port ID and local address are based on the
CPM
Decoder
Shifter
Rx FIFO
Temp Storage
Buffer Memory
Temp Storage
Tx FIFO
Shifter
Encoder
1
2
3
4
5
CPU
6
7
8
10
9
11
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KMPC8560VT833LB | IC MPU POWERQUICC III 783-FCPBGA |
| HSC50DTEI | CONN EDGECARD 100POS .100 EYELET |
| KMPC8560VT667LB | IC MPU POWERQUICC III 783-FCPBGA |
| HMC50DTEI | CONN EDGECARD 100POS .100 EYELET |
| GMC60DTEF | CONN EDGECARD 120POS .100 EYELET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KMPC8567CVTANGGA | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC8568E/MPC8567E PowerQUICC III Integrated Processor Hardware Specifications |
| KMPC8567CVTANGJA | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC8568E/MPC8567E PowerQUICC III Integrated Processor Hardware Specifications |
| KMPC8567CVTANJGA | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC8568E/MPC8567E PowerQUICC III Integrated Processor Hardware Specifications |
| KMPC8567CVTANJJA | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC8568E/MPC8567E PowerQUICC III Integrated Processor Hardware Specifications |
| KMPC8567CVTAQGGA | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC8568E/MPC8567E PowerQUICC III Integrated Processor Hardware Specifications |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。