參數(shù)資料
型號(hào)： KMPC8560VTAQFB
廠商： Freescale Semiconductor
文件頁(yè)數(shù)： 36/36頁(yè)
文件大?。?/td> 0K
描述： IC MPU POWERQUICC III 783-FCPBGA
標(biāo)準(zhǔn)包裝： 2
系列： MPC85xx
處理器類型： 32-位 MPC85xx PowerQUICC III
速度： 1.0GHz
電壓： 1.3V
安裝類型： 表面貼裝
封裝/外殼： 784-BBGA，F(xiàn)CBGA
供應(yīng)商設(shè)備封裝： 783-FCPBGA（29x29）
包裝： 托盤
MOTOROLA
MPC8560 PowerQUICC III
9
Integrated Communications Processor Product Brief
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE
e500 Core Overview
The following is a brief list of some of the key features of the e500 core complex:
Implements full Book E 32-bit architecture
Implements additional instructions, registers, and interrupts defined by APUs. The SPE provides an
extensive instruction set for 64-bit vector integer, single-precision floating-point, and fractional
operations. The SPFP APU provides scalar (32-bit) single-precision, floating-point instructions.
NOTE
The SPE APU and SPFP APU functionality will be implemented in the
MPC8540, the MPC8560 and in their derivatives (that is, in all
PowerQUICC III devices). However, these instructions will not be
supported in devices subsequent to PowerQUICC III. Motorola strongly
recommends that use of these instructions be confined to libraries and
device drivers. Customer software that uses SPE or SPFP APU
instructions at the assembly level or that uses SPE intrinsics will require
rewriting for upward compatibility with next-generation PowerQUICC
devices.
Motorola offers a lib_moto_e500 library that uses SPE and SPFP APU
instructions. Motorola will also provide future libraries to support next
generation PowerQUICC devices.
L1 cache structure
— 32-Kbyte, 32-byte line, eight-way set-associative instruction cache
— 32-Kbyte, 32-byte line, eight-way set-associative data cache
— 1.5-cycle cache array access, 3-cycle load-to-use latency
— Pseudo-LRU replacement algorithm
— Copy-back data cache
Dual-dispatch superscalar
Precise exception handling
Seven-stage pipeline control
Instruction unit
— Twelve-entry instruction queue
— Full hardware detection of interlocks
— Dispatch up to two instructions per cycle
— Dispatch serialization control
— Register dependency resolution and renaming
Branch unit (BU)
— Dynamic branch prediction
— Two-entry branch instruction queue (BIQ)
— Executes all branch and CR logical instruction
Completion unit
— As many as 14 instructions allowed in 14-entry completion queue
— In-order retirement of up to two instructions per cycle
— Completion and refetch serialization control
— Synchronization for all instruction flow changes—interrupts and mispredicted branches
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
KMPC8560VT833LB IC MPU POWERQUICC III 783-FCPBGA
HSC50DTEI CONN EDGECARD 100POS .100 EYELET
KMPC8560VT667LB IC MPU POWERQUICC III 783-FCPBGA
HMC50DTEI CONN EDGECARD 100POS .100 EYELET
GMC60DTEF CONN EDGECARD 120POS .100 EYELET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KMPC8567CVTANGGA 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC8568E/MPC8567E PowerQUICC III Integrated Processor Hardware Specifications
KMPC8567CVTANGJA 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC8568E/MPC8567E PowerQUICC III Integrated Processor Hardware Specifications
KMPC8567CVTANJGA 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC8568E/MPC8567E PowerQUICC III Integrated Processor Hardware Specifications
KMPC8567CVTANJJA 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC8568E/MPC8567E PowerQUICC III Integrated Processor Hardware Specifications
KMPC8567CVTAQGGA 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MPC8568E/MPC8567E PowerQUICC III Integrated Processor Hardware Specifications
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*