參數(shù)資料
型號: KS8721BLI TR
廠商: Micrel Inc
文件頁數(shù): 2/35頁
文件大?。?/td> 0K
描述: TXRX 10/100 3.3V 48-LQFP
標準包裝: 1,000
類型: 收發(fā)器
驅(qū)動器/接收器數(shù): 1/1
規(guī)程: MII,RMII
電源電壓: 2.375 V ~ 2.625 V
安裝類型: 表面貼裝
封裝/外殼: 48-LQFP
供應(yīng)商設(shè)備封裝: 48-LQFP(7x7)
包裝: 帶卷 (TR)
配用: 576-1007-ND - BOARD EVAL EXPERIMENT KS8721BL
其它名稱: KS8721BLITR
KS8721BLITR-ND
Micrel, Inc.
KS8721BL/SL
June 2009
10
M9999-062509-1.3
Strapping Options
(1)
Pin Number
Pin Name
Type
(2)
Pin Function
6, 5,
4, 3
PHYAD[4:1]/
RXD[0:3]
Ipd/O
25
PHYAD0/
INT#
Ipu/O
PHY Address latched at power-up/reset. The default PHY address is 00001.
9
(3)
PCS_LPBK/
RXDV
Ipd/O
Enables PCS_LPBK mode at power-up/reset. PD (default) = Disable, PU = Enable.
11
(3)
ISO/RXER
Ipd/O
Enables ISOLATE mode at power-up/reset. PD (default) = Disable, PU = Enable.
21
(3)
RMII/COL
Ipd/O
Enables RMII mode at power-up/reset. PD (default) = Disable, PU = Enable.
22
(3)
RMII_BTB
CRS
Ipd/O
Enable RMII back-to-back mode at power-up/reset. PD (default) = Disable,
PU = Enable.
27
SPD100/
No FEF/
Ipu/O
Latched into Register 0h bit 13 during power-up/reset. PD = 10Mbps, PU (default) =
100Mbps. If SPD100 is asserted during power-up/reset, this pin is also latched as
LED1 the Speed Support in register 4h. (If FXEN is pulled up, the latched value 0
means no Far_End _Fault.)
28
DUPLEX/
LED2
Ipu/O
Latched into Register 0h bit 8 during power-up/reset. PD = Half-duplex, PU (default) =
Full-duplex. If Duplex is pulled up during reset, this pin is also latched as the Duplex
support in register 4h.
29
NWAYEN/
LED3
Ipu/O
Nway (auto-negotiation) Enable. Latched into Register 0h bit 12 during power-up/reset.
PD = Disable Auto-Negotiation, PU (default) = Enable Auto-Negotiation.
30
PD#
Ipu
Power-Down Enable. PU (default) = Normal operation, PD = Power-Down mode.
Notes:
1.
Strap-in is latched during power-up or reset.
2.
Ipu = Input with internal pull-up.
Ipd/O = Input with internal pull-down during reset; output pin otherwise.
Ipu/O = Input with internal pull-up during reset; output pin otherwise.
See “Reference Circuit” section for pull-up/pull-down and oat information.
3.
Some devices may drive MII pins that are designated as output (PHY) on power-up, resulting in incorrect strapping values latched at reset.
It is recommended that an external pull-down via 1k resistor be used in these applications to augment the 8721’s internal pull-down.
相關(guān)PDF資料
PDF描述
KS8721SL TXRX 10/100 3.3V 48-SSOP
KS8842-32MQL IC SWITCH 10/100 32BIT 128PQFP
KS8993FL IC CONV MED 10/100 SGL 128PQFP
KS8993I IC SWITCH 10/100 3PORT 128PQFP
KS8993ML IC SWITCH 10/100 3PORT 128PQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KS8721BMCEVAL 制造商:Micrel 功能描述:Evaluation Kit For 2.5V 10/100 Base TX/FX MII Physical Layer Transceiver
KS8721BMC-EVAL 功能描述:BOARD EVAL EXPERIMENT KS8721BMC RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- 主要目的:電源管理,電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板
KS8721BT 功能描述:IC TXRX PHY 10/100 TX/FX 48TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器,接收器,收發(fā)器 系列:- 標準包裝:1,140 系列:AU 類型:收發(fā)器 驅(qū)動器/接收器數(shù):1/1 規(guī)程:CAN 電源電壓:5.3 V ~ 27 V 安裝類型:表面貼裝 封裝/外殼:14-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:14-SO 包裝:管件 其它名稱:935267940512AU5790D14AU5790D14-ND
KS8721BT-EVAL 功能描述:BOARD EVAL EXPERIMENT KS8721BT RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- 主要目的:電源管理,電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板
KS8721CL 功能描述:TXRX 10/100 3.3V 48-LQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器,接收器,收發(fā)器 系列:- 標準包裝:1,140 系列:AU 類型:收發(fā)器 驅(qū)動器/接收器數(shù):1/1 規(guī)程:CAN 電源電壓:5.3 V ~ 27 V 安裝類型:表面貼裝 封裝/外殼:14-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:14-SO 包裝:管件 其它名稱:935267940512AU5790D14AU5790D14-ND