- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16530 > KSZ8001L-EVAL (Micrel Inc)BOARD EVALUATION FOR KSZ8001L PDF資料下載
參數(shù)資料
| 型號： | KSZ8001L-EVAL |
| 廠商： | Micrel Inc |
| 文件頁數(shù)： | 2/46頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR KSZ8001L |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 接口，以太網(wǎng) PHY |
| 嵌入式： | 否 |
| 已用 IC / 零件： | KSZ8001L |
| 主要屬性： | 單芯片 PHY，100BASE-TX/100BASE-FX/10BASE-T |
| 次要屬性： | MII，RMII，SMII，HP 自動 MDI，MDI-X 自動極性校正，LinkMD |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | KSZ8001SA3-ND - TXRX 10/100 LINKMD 3.3V 48-SSOP KSZ8001LIA3-ND - TXRX 10/100 LINKMD 3.3V 48-LQFP KSZ8001LA3TR-ND - TXRX 10/100 LINKMD 3.3V 48-LQFP KSZ8001LA3-ND - TXRX 10/100 LINKMD 3.3V 48-LQFP KSZ8001LA2TR-ND - TXRX 10/100 LINKMD 3.3V 48-LQFP KSZ8001LA2-ND - TXRX 10/100 LINKMD 3.3V 48-LQFP KSZ8001SL TR-ND - TXRX 10/100 LINKMD 3.3V 48-SSOP 576-2110-ND - TXRX 10/100 LINKMD 3.3V 48-SSOP KSZ8001SI-ND - TXRX 10/100 LINKMD 3.3V 48-SSOP KSZ8001S TR-ND - TXRX 10/100 LINKMD 3.3V 48-SSOP 更多... |
| 其它名稱： | 576-1620 |
第1頁當(dāng)前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
Micrel
KSZ8001
June 2009
Revision 1.04
10
Note 5:
MII Tx Mode: The TXD[3..0] bits are synchronous with TXCLK. When TXEN is asserted, TXD [3..0]
presents valid data from the MAC through the MII. TXD [3..0] has no effect when TXEN is de-asserted.
Note 6:
RMII Tx Mode: The TXD[1..0] bits are synchronous with REF_CLK. For each clock period in which TX_EN
is asserted, two bits of recovered data are recovered by the PHY.
Note 7:
SMII Tx Mode: Transmit data and control information are received in 10 bit segments. In 100MBit mode,
each segment represents a new byte of data. In 10MBit mode, each segment is repeated ten times;
therefore, every ten segments represents a new byte of data. The PHY can sample any one of every 10
segments in 10MBit mode.
Strapping Options
Pin Number
Pin Name
Type
(Note 2)
Description
6, 5, 4,
3
PHYAD[4:1] /
RXD[0:3]
Ipd/O
25
PHYAD0 /
INT#
Ipu/O
PHY Address latched at power-up / reset.
The default PHY address is 00001.
9
PCS_LPBK /
RXDV
Ipd/O
Enables PCS_LPBK mode at power-up / reset.
PD (default) = Disable, PU = Enable
10
SMII_SELECT
/ RXC
Ipd/O
Enables SMII mode at power-up / reset.
PD (default) = Disable, PU = Enable
11
ISO / RXER
Ipd/O
Enables ISOLATE mode at power-up /reset.
PD (default) = Disable, PU = Enable
21
RMII_SELECT
/ COL
Ipd/O
Enables RMII mode at power-up / reset.
PD (default) = Disable, PU = Enable
22
RMII_BTB/
CRS
Ipd/O
Enable RMII_BTB mode at power-up / reset.
PD (default) = Disable, PU = Enable
27
SPD100 /
No FEF /
LED1
Ipu/O
Latched into Register 0h bit 13 during power-up / reset.
PD = 10Mb/s, PU (default) = 100Mb/s.
If SPD100 is asserted during power-up / reset, this pin also
latched as the Speed Support in register 4h. (If FXEN is
pulled up, the latched value 0 means no Far _End _Fault.)
28
DUPLEX/
LED2
Ipu/O
Latched into Register 0h bit 8 during power-up / reset.
PD = Half Duplex, PU (default) = Full duplex.
If Duplex is pulled up during reset, this pin also latched as the
Duplex support in register 4h.
29
NWAYEN/
LED3
Ipu/O
Nway (auto-=Negotiation) Enable
Latched into Register 0h bit 12 during power-up / reset. PD =
Disable Auto-Negotiation, PU (default) = Enable Auto-
Negotiation
30
PD#
Ipu
Power Down Enable
PU (default) = Normal operation, PD = Power down mode
Note:
Strap-in is latched during power up or reset. In some systems, the MAC RXD pins may drive high at all times causing the
PHY strap-in to be latched high during power up or system reset. In this case, it is recommended to use a strong pull down to GND
via 1kohm resistor on RXDV, RXC, and RXER pins. Otherwise, the PHY may stay in Isolate or loop back modes.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-J73-EZ-S | CONVERTER MOD DC/DC 24V 25W |
| M3BBA-3420K | IDC CABLE - MSR34A/MC34F/MSR34A |
| AQ10515NJ-T | INDUCTOR 15NH 300MA 5% 0402 SMD |
| VE-J5N-EZ-S | CONVERTER MOD DC/DC 18.5V 25W |
| UPJ1E331MPD1TD | CAP ALUM 330UF 25V 20% RADIAL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KSZ8001LI | 功能描述:以太網(wǎng) IC 10/100 BASE-TX/FX Physical Layer Transceiver with LinkMD cable diagnostics, Single 3.3V Supply, 48-LQFP, Lead Free RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8001LI TR | 功能描述:以太網(wǎng) IC 10/100 BASE-TX/FX Physical Layer Transceiver with LinkMD cable diagnostics, Single 3.3V Supply, 48-LQFP, I-Temp, Lead Free RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8001LIA3 | 功能描述:TXRX 10/100 LINKMD 3.3V 48-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,140 系列:AU 類型:收發(fā)器 驅(qū)動器/接收器數(shù):1/1 規(guī)程:CAN 電源電壓:5.3 V ~ 27 V 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:14-SO 包裝:管件 其它名稱:935267940512AU5790D14AU5790D14-ND |
| KSZ8001S | 功能描述:以太網(wǎng) IC 10/100 BASE-TX/FX Physical Layer Transceiver with LinkMD cable diagnostics, Single 3.3V Supply, 48-SSOP, Lead Free RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8001S TR | 功能描述:以太網(wǎng) IC 10/100 BASE-TX/FX Physical Layer Transceiver with LinkMD cable diagnostics, Single 3.3V Supply, 48-SSOP, Lead Free RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。