參數(shù)資料
型號： KSZ8051MNL-EVAL
廠商： Micrel Inc
文件頁數(shù)： 57/59頁
文件大?。?/td> 0K
描述： BOARD EVALUATION FOR KSZ8051MNL
標(biāo)準(zhǔn)包裝： 1
主要目的： 接口，以太網(wǎng) PHY
嵌入式： 否
已用 IC / 零件： KSZ8051MNL
已供物品： 板
相關(guān)產(chǎn)品： 576-3845-ND - TXRX PHY 10/T100 3.3V 32QFN
576-3777-6-ND - TXRX PHY 10/T100 3.3V MII 32-QFN
576-3777-1-ND - TXRX PHY 10/T100 3.3V MII 32-QFN
576-3777-2-ND - TXRX PHY 10/T100 3.3V MII 32-QFN
576-3732-ND - TXRX PHY 10/T100 3.3V MII 32-QFN
其它名稱： 576-3865
Micrel, Inc.
KSZ8051MNL/RNL
July 2010
7
M9999-070910-1.0
List of Figures
Figure 1. Auto-Negotiation Flow Chart................................................................................................................................. 21
Figure 2. KSZ8051MNL MII Interface .................................................................................................................................. 23
Figure 3. KSZ8051RNL RMII Interface (25MHz Clock Mode) ............................................................................................ 26
Figure 4. KSZ8051RNL RMII Interface (50MHz Clock Mode) ............................................................................................ 26
Figure 5. KSZ8051MNL/RNL and KSZ8041FTL Back-to-Back Media Converter ............................................................... 27
Figure 6. Typical Straight Cable Connection ....................................................................................................................... 29
Figure 7. Typical Crossover Cable Connection ................................................................................................................... 30
Figure 8. KSZ8051MNL/RNL Power and Ground Connections........................................................................................... 33
Figure 9. MII SQE Timing (10Base-T) ................................................................................................................................. 46
Figure 10. MII Transmit Timing (10Base-T) ......................................................................................................................... 47
Figure 11. MII Receive Timing (10Base-T) .......................................................................................................................... 48
Figure 12. MII Transmit Timing (100Base-TX)..................................................................................................................... 49
Figure 13. MII Receive Timing (100Base-TX)...................................................................................................................... 50
Figure 14. RMII Timing – Data Received from RMII............................................................................................................ 51
Figure 15. RMII Timing – Data Input to RMII ....................................................................................................................... 51
Figure 16. Auto-Negotiation Fast Link Pulse (FLP) Timing ................................................................................................. 52
Figure 17. MDC/MDIO Timing.............................................................................................................................................. 53
Figure 18. Reset Timing....................................................................................................................................................... 54
Figure 19. Recommended Reset Circuit.............................................................................................................................. 55
Figure 20. Recommended Reset Circuit for interfacing with CPU/FPGA Reset Output...................................................... 55
Figure 21. Reference Circuits for LED Strapping Pins......................................................................................................... 56
Figure 22. 25MHz Crystal / Oscillator Reference Clock Connection ................................................................................... 57
Figure 23. 50MHz Oscillator Reference Clock Connection ................................................................................................. 58
相關(guān)PDF資料
PDF描述
H6PPS-1018M DIP CABLE - HDP10S/AE10M/HDP10S
ESC07DRYH-S93 CONN EDGECARD 14POS DIP .100 SLD
TAT-125-3/4-0-STK HEATSHRINK DUAL WALL 3/4"X4' BLK
V110B24E150B3 CONVERTER MOD DC/DC 24V 150W
ESC12DRXN-S734 CONN EDGECARD 24POS DIP .100 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KSZ8051MNLI 功能描述:TXRX PHY 10/T100 3.3V 32QFN RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,140 系列:AU 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):1/1 規(guī)程:CAN 電源電壓:5.3 V ~ 27 V 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:14-SO 包裝:管件 其它名稱:935267940512AU5790D14AU5790D14-ND
KSZ8051MNLI TR 功能描述:以太網(wǎng) IC 3.3V, 10Base-T/100Base-TX Physical Layer Transceiver with MII support (32-QFN, Industrial Grade) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
KSZ8051MNLITR 制造商:Micrel 功能描述:Ethernet TXRX PHY 10 T100 3.3V 32 QFN
KSZ8051MNLI-TR 功能描述:1/1 Transceiver Full MII 32-QFN (5x5) 制造商:microchip technology 系列:- 包裝:剪切帶（CT） 零件狀態(tài):過期 類型:收發(fā)器 協(xié)議:MII 驅(qū)動(dòng)器/接收器數(shù):1/1 雙工:全 接收器滯后:- 數(shù)據(jù)速率:- 電壓 - 電源:1.8V，2.5V，3.3V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商器件封裝:32-QFN（5x5） 標(biāo)準(zhǔn)包裝:1
KSZ8051MNL-TR 功能描述:1/1 Transceiver Full MII 32-QFN (5x5) 制造商:microchip technology 系列:- 包裝:剪切帶（CT） 零件狀態(tài):過期 類型:收發(fā)器 協(xié)議:MII 驅(qū)動(dòng)器/接收器數(shù):1/1 雙工:全 接收器滯后:- 數(shù)據(jù)速率:- 電壓 - 電源:1.8V，2.5V，3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商器件封裝:32-QFN（5x5） 標(biāo)準(zhǔn)包裝:1
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*