- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16863 > KSZ8051MNL-EVAL (Micrel Inc)BOARD EVALUATION FOR KSZ8051MNL PDF資料下載
參數(shù)資料
| 型號(hào)： | KSZ8051MNL-EVAL |
| 廠商： | Micrel Inc |
| 文件頁數(shù)： | 7/59頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR KSZ8051MNL |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 接口，以太網(wǎng) PHY |
| 嵌入式： | 否 |
| 已用 IC / 零件： | KSZ8051MNL |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | 576-3845-ND - TXRX PHY 10/T100 3.3V 32QFN 576-3777-6-ND - TXRX PHY 10/T100 3.3V MII 32-QFN 576-3777-1-ND - TXRX PHY 10/T100 3.3V MII 32-QFN 576-3777-2-ND - TXRX PHY 10/T100 3.3V MII 32-QFN 576-3732-ND - TXRX PHY 10/T100 3.3V MII 32-QFN |
| 其它名稱： | 576-3865 |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
Micrel, Inc.
KSZ8051MNL/RNL
July 2010
15
M9999-070910-1.0
Pin Description – KSZ8051RNL
Pin Number
Pin Name
Type
(1)
Pin Function
1
GND
Gnd
Ground
2
VDD_1.2
P
1.2V core VDD
(power supplied by KSZ8051RNL)
Decouple with 2.2uF and 0.1uF capacitors to ground.
3
VDDA_3.3
P
3.3V analog VDD
4
RXM
I/O
Physical receive or transmit signal (- differential)
5
RXP
I/O
Physical receive or transmit signal (+ differential)
6
TXM
I/O
Physical transmit or receive signal (- differential)
7
TXP
I/O
Physical transmit or receive signal (+ differential)
8
XO
O
Crystal feedback – for 25 MHz crystal
This pin is a no connect if oscillator or external clock source is used.
9
XI
I
25MHz Mode:
25MHz +/-50ppm Crystal / Oscillator / External Clock Input
50MHz Mode:
50MHz +/-50ppm Oscillator / External Clock Input
10
REXT
I
Set physical transmit output current
Connect a 6.49K
Ω resistor-to-ground on this pin.
11
MDIO
I/O
Management Interface (MII) Data I/O
This pin has a weak pull-up, is open drain like, and requires an external 1.0K pull-
up resistor.
12
MDC
I
Management Interface (MII) Clock Input
This clock pin is synchronous to the MDIO data pin.
13
PHYAD0
Ipu/O
The pull-up/pull-down value is latched as PHYADDR[0] at the de-assertion of reset.
See “Strapping Options” section for details.
14
PHYAD1
Ipd/O
The pull-up/pull-down value is latched as PHYADDR[1] at the de-assertion of reset.
See “Strapping Options” section for details.
15
RXD1 /
PHYAD2
Ipd/O
RMII Mode:
RMII Receive Data Output[1]
(2) /
Config Mode:
The pull-up/pull-down value is latched as PHYADDR[2] at the
de-assertion of reset. See “Strapping Options” section for details.
16
RXD0 /
DUPLEX
Ipu/O
RMII Mode:
RMII Receive Data Output[0]
(2) /
Config Mode:
The pull-up/pull-down value is latched as DUPLEX at the
de-assertion of reset. See “Strapping Options” section for details.
17
VDDIO
P
3.3V, 2.5V or 1.8V digital VDD
18
CRS_DV /
CONFIG2
Ipd/O
RMII Mode:
RMII Carrier Sense/Receive Data Valid Output /
Config Mode:
The pull-up/pull-down value is latched as CONFIG2 at the
de-assertion of reset. See “Strapping Options” section for details.
19
REF_CLK /
B-CAST_OFF
Ipd/O
RMII Mode:
25MHz Mode: This pin provides the 50MHz RMII reference clock
output to the MAC. See also XI (pin 9).
50MHz Mode: This pin is a no connect. See also XI (pin 9).
Config Mode:
The pull-up/pull-down value is latched as B-CAST_OFF at the
de-assertion of reset. See “Strapping Options” section for details.
20
RXER /
ISO
Ipd/O
RMII Mode:
RMII Receive Error Output /
Config Mode:
The pull-up/pull-down value is latched as ISOLATE at the
de-assertion of reset. See “Strapping Options” section for details.
21
INTRP /
Ipu/Opu
Interrupt Output: Programmable Interrupt Output
This pin has a weak pull-up, is open drain like, and requires an external 1.0K pull-
up resistor.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| H6PPS-1018M | DIP CABLE - HDP10S/AE10M/HDP10S |
| ESC07DRYH-S93 | CONN EDGECARD 14POS DIP .100 SLD |
| TAT-125-3/4-0-STK | HEATSHRINK DUAL WALL 3/4"X4' BLK |
| V110B24E150B3 | CONVERTER MOD DC/DC 24V 150W |
| ESC12DRXN-S734 | CONN EDGECARD 24POS DIP .100 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KSZ8051MNLI | 功能描述:TXRX PHY 10/T100 3.3V 32QFN RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,140 系列:AU 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):1/1 規(guī)程:CAN 電源電壓:5.3 V ~ 27 V 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:14-SO 包裝:管件 其它名稱:935267940512AU5790D14AU5790D14-ND |
| KSZ8051MNLI TR | 功能描述:以太網(wǎng) IC 3.3V, 10Base-T/100Base-TX Physical Layer Transceiver with MII support (32-QFN, Industrial Grade) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8051MNLITR | 制造商:Micrel 功能描述:Ethernet TXRX PHY 10 T100 3.3V 32 QFN |
| KSZ8051MNLI-TR | 功能描述:1/1 Transceiver Full MII 32-QFN (5x5) 制造商:microchip technology 系列:- 包裝:剪切帶（CT） 零件狀態(tài):過期 類型:收發(fā)器 協(xié)議:MII 驅(qū)動(dòng)器/接收器數(shù):1/1 雙工:全 接收器滯后:- 數(shù)據(jù)速率:- 電壓 - 電源:1.8V，2.5V，3.3V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商器件封裝:32-QFN（5x5） 標(biāo)準(zhǔn)包裝:1 |
| KSZ8051MNL-TR | 功能描述:1/1 Transceiver Full MII 32-QFN (5x5) 制造商:microchip technology 系列:- 包裝:剪切帶（CT） 零件狀態(tài):過期 類型:收發(fā)器 協(xié)議:MII 驅(qū)動(dòng)器/接收器數(shù):1/1 雙工:全 接收器滯后:- 數(shù)據(jù)速率:- 電壓 - 電源:1.8V，2.5V，3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商器件封裝:32-QFN（5x5） 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。