- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1931 > KSZ8721BLI TR (Micrel Inc)TXRX PHY 10/100 2.3.3/5V 48-LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | KSZ8721BLI TR |
| 廠商： | Micrel Inc |
| 文件頁(yè)數(shù)： | 5/35頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | TXRX PHY 10/100 2.3.3/5V 48-LQFP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 類型： | 收發(fā)器 |
| 驅(qū)動(dòng)器/接收器數(shù)： | 1/1 |
| 規(guī)程： | MII，RMII |
| 電源電壓： | 3 V ~ 3.6 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應(yīng)商設(shè)備封裝： | 48-LQFP（7x7） |
| 包裝： | 帶卷 (TR) |
| 配用： | 576-1627-ND - BOARD EVALUATION FOR KSZ8721BMC 576-1626-ND - BOARD EVALUATION FOR KSZ8721BL |
| 其它名稱： | KSZ8721BLITR KSZ8721BLITR-ND |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)
Micrel, Inc.
KS8721BL/SL
June 2009
13
M9999-062509-1.3
receive clock is recovered from the line while carrier is active, and operates from the master input clock when the line is
idle. The KS8721BL/SL synchronizes the receive data and control signals on the falling edge of RXC in order to
stabilize the signals at the rising edge of the clock with 10ns setup and hold times.
Transmit Enable
The MAC must assert TXEN at the same time as the rst nibble of the preamble, and de-assert TXEN after the last bit
of the packet.
Receive Data Valid
The KS8721BL/SL asserts RXDV when it receives a valid packet. Line operating speed and MII mode will determine
timing changes in the following way:
For 100BASE-TX links with the MII in 4B mode, RXDV is asserted from the rst nibble of the preamble to the
last nibble of the data packet.
For 10BASE-T links, the entire preamble is truncated. RXDV is asserted with the rst nibble of the SFD “5D”
and remains asserted until the end of the packet.
Error Signals
Whenever the KS8721BL/SL receives an error symbol from the network, it asserts RXER and drives “1110” (4B) on the
RXD pins. When the MAC asserts TXER, the KS8721BL/SL will drive “H” symbols (a Transmit Error dened in the IEEE
802.3 4B/5B code group) out on the line to force signaling errors.
Carrier Sense (CRS)
For 100BASE-TX links, a start-of-stream delimiter, or /J/K symbol pair causes assertion of Carrier Sense (CRS). An
end-of-stream delimiter, or /T/R symbol pair, causes de-assertion of CRS. The PMA layer will also de-assert CRS if
IDLE symbols are received without /T/R, yet in this case RXER will be asserted for one clock cycle when CRS is de-
asserted. For 10BASE-T links, CRS assertion is based on reception of valid preamble, and de-assertion on reception of
an end-of-frame (EOF) marker.
Collision
Whenever the line state is half-duplex and the transmitter and receiver are active at the same time, the KS8721BL/SL
asserts its collision signal, which is asynchronous to any clock.
RMII (Reduced MII) Data Interface
RMII interface species a low-pin count, Reduced Media Independent Interface (RMII) intended for use between
Ethernet PHYs and Switch or Repeater ASICs. It is fully compliant with IEEE 802.3u [2].
This interface has the following characteristics:
It is capable of supporting 10Mbps and 100Mbps data rates.
A single clock reference is sourced from the MAC to PHY (or from an external source).
It provides independent 2-bit wide (di-bit) transmit and receive data paths.
It uses TTL signal levels compatible with common digital CMOS ASIC processes.
RMII Signal Denition
Signal Name
Direction
(w/respect to the PHY)
Direction
(w/respect to the MAC)
Use
REF_CLK
Input
Input or Output
Synchronous clock reference for receive, transmit and
control interface
CRS_DV
Output
Input
Carrier Sense/Receive Data Valid
RXD[1:0]
Output
Input
Receive Data
TX_EN
Input
Output
Transmit Enable
TXD[1:0]
Input
Output
Transmit Data
RX_ER
Output
Input (Not Required)
Receive Error
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KSZ8721CL A2 TR | TXRX PHY 10/100 3.3V 48-LQFP |
| KSZ8841-16MQL A6 | IC MAC CTRLR 8/16BIT 128-PQFP |
| KSZ8841-32MVLI | IC MAC CTRLR 32BIT 128-LQFP |
| KSZ8841-PMQL | IC MAC CTRLR 32BIT 128-PQFP |
| KSZ8842-16MBLI TR | IC ETHERNET SW 2PORT 100LFBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KSZ8721BLTR | 制造商:Micrel Inc 功能描述:Physical Layer Transceiver 1-Ch 100Mbps |
| KSZ8721BL-TR | 功能描述:1/1 Transceiver Full MII, RMII 48-LQFP (7x7) 制造商:microchip technology 系列:- 包裝:剪切帶（CT） 零件狀態(tài):有效 類型:收發(fā)器 協(xié)議:MII，RMII 驅(qū)動(dòng)器/接收器數(shù):1/1 雙工:全 接收器滯后:- 數(shù)據(jù)速率:- 電壓 - 電源:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商器件封裝:48-LQFP（7x7） 標(biāo)準(zhǔn)包裝:1 |
| KSZ8721BMC-EVAL | 功能描述:以太網(wǎng)開發(fā)工具 KSZ8721BMC Evaluation Board RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評(píng)估:KSZ8873RLL 接口類型:RMII 工作電源電壓: |
| KSZ8721BT | 功能描述:以太網(wǎng) IC 10/100 Base-TX/FX Physical Layer Transceiver, Single 3.3V Supply, 48-TQFP (Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8721BTA4 | 功能描述:TXRX 10/100 3.3V 48-TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,140 系列:AU 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):1/1 規(guī)程:CAN 電源電壓:5.3 V ~ 27 V 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:14-SO 包裝:管件 其它名稱:935267940512AU5790D14AU5790D14-ND |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。