- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1932 > KSZ8995MI (Micrel Inc)IC SWITCH 5-PORT 10/100 128PQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | KSZ8995MI |
| 廠商： | Micrel Inc |
| 文件頁(yè)數(shù)： | 43/76頁(yè) |
| 文件大小： | 0K |
| 描述： | IC SWITCH 5-PORT 10/100 128PQFP |
| 標(biāo)準(zhǔn)包裝： | 66 |
| 系列： | * |
| 類型： | * |
| 應(yīng)用： | * |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 128-BFQFP |
| 供應(yīng)商設(shè)備封裝： | 128-PQFP（14x20） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁(yè)面： | 1081 (CN2011-ZH PDF) |
| 其它名稱： | 576-2127 KSZ8995MI-ND |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)當(dāng)前第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)
KS8995M
Micrel, Inc.
M9999-062309
48
June 2009
Address
Name
Description
Mode
Default
3
High priority receive
1, flow control may be asserted if the port’s high
R/W
0
rate flow control enable
priority receive rate is exceeded. (To use this, differential
receive rate control must be on.)
0, flow control is not asserted if the port’s high
priority receive rate is exceeded.
2
Transmit differential
1, will do transmit rate control on both high and low
R/W
0
priority rate control
priority packets based on the rate counters defined by
the high and low priority packets respectively.
0, will do transmit rate control on any packets.
The rate counters defined in low priority will be used.
1
Low priority transmit
1, enable the port’s low priority transmit rate control
R/W
0
rate control enable
feature.
0, disable the port’s low priority transmit rate control
feature.
0
High priority transmit
1, enable the port’s high priority transmit rate control
R/W
0
rate control enable
feature.
0, disable the port’s high priority transmit rate control
feature.
Register 28 (0x1C): Port 1 Control 12
Register 44 (0x2C): Port 2 Control 12
Register 60 (0x3C): Port 3 Control 12
Register 76 (0x4C): Port 4 Control 12
Register 92 (0x5C): Port 5 Control 12
Note:
Port Control 12 and 13, and Port Status 0 contents can be accessed by MIIM (MDC/MDIO) interface via the standard MIIM register definition.
Address
Name
Description
Mode
Default
7
Disable auto-negotiation
1, disable auto-negotiation, speed and duplex are
R/W
0
decided by bit 6 and 5 of the same register.
0, auto-negotiation is on.
6
Forced speed
1, forced 100BT if AN is disabled (bit 7).
R/W
1
0, forced 10BT if AN is disabled (bit 7).
5
Forced duplex
1, forced full-duplex if (1) AN is disabled or (2) AN is
R/W
0
enabled but failed.
For port 4 only,
0, forced half-duplex if (1) AN is disabled or (2) AN is
there is a special
enabled but failed.
configure pin to set
the default,
Pin PCRS strap
option.
Pull-down (0):
Force half-duplex.
Pull-up (1):
Force full-duplex.
Note: PCRS has
internal pull down.
4
Advertised flow
1, advertise flow control capability.
R/W
1
control capability
0, suppress flow control capability from transmission
to link partner.
3
Advertised 100BT
1, advertise 100BT full-duplex capability.
R/W
1
full-duplex capability
0, suppress 100BT full-duplex capability from
transmission to link partner.
2
Advertised 100BT
1, advertise 100BT half-duplex capability.
R/W
1
half-duplex capability
0, suppress 100BT half-duplex capability from
transmission to link partner.
1
Advertised 10BT
1, advertise 10BT full-duplex capability.
R/W
0
full-duplex capability
0, suppress 10BT full-duplex capability from
transmission to link partner.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KSZ9021GN TR | TXRX ETHERNET GB GMII/MII 64MLF |
| KSZ9021GQI | TXRX GIG ETH GMII/MII 128-PQFP |
| KSZ9021RL | IC TXRX 10/100/1000 SGL 64LQFP |
| KSZ9692PB | IC ARM9 PHY 5MBPS 400-PBGA |
| KSZ9692XPB | IC ARM9 PHY 5MBPS 400-PBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KSZ8995MIA4 | 功能描述:IC SWITCH 5-PORT 10/100 128PQFP RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| KSZ8995X | 功能描述:以太網(wǎng) IC 5 Port 10/100 Switch with PHY and Frame Buffers, Lead free RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8995XA | 功能描述:以太網(wǎng) IC 5 Port 10/100 Switch with PHY and Frame Buffers (Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8995XA4 | 功能描述:IC SWITCH 5-PORT 10/100 128PQFP RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| KSZ8995XAB3 | 功能描述:IC SWITCH 5-PORT 10/100 128PQFP RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。