- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1932 > KSZ9021GQI (Micrel Inc)TXRX GIG ETH GMII/MII 128-PQFP PDF資料下載
參數(shù)資料
| 型號： | KSZ9021GQI |
| 廠商： | Micrel Inc |
| 文件頁數(shù)： | 10/59頁 |
| 文件大小： | 0K |
| 描述： | TXRX GIG ETH GMII/MII 128-PQFP |
| 標(biāo)準(zhǔn)包裝： | 66 |
| 類型： | 收發(fā)器 |
| 驅(qū)動器/接收器數(shù)： | 8/8 |
| 規(guī)程： | 千兆位以太網(wǎng) |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 128-BFQFP |
| 供應(yīng)商設(shè)備封裝： | 128-PQFP（14x20） |
| 包裝： | 托盤 |
| 其它名稱： | 576-3790 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
Micrel, Inc.
KSZ9021GQ
September 2010
18
M9999-091010-1.2
Strapping Options
Pin Number
Pin Name
Type
(1)
Pin Function
42
43
44
45
48
PHYAD4
PHYAD3
PHYAD2
PHYAD1
PHYAD0
I/O
The PHY Address, PHYAD[4:0], is latched at power-up / reset and is configurable to
any value from 1 to 31. Each PHY address bit is configured as follows:
Pull-up = 1
Pull-down = 0
78
83
88
89
MODE3
MODE2
MODE1
MODE0
I/O
The MODE[3:0] strap-in pins are latched at power-up / reset and are defined as
follows:
MODE[3:0]
Mode
0000
Reserved – not used
0001
GMII / MII Mode
0010
Reserved – not used
0011
Reserved – not used
0100
NAND Tree Mode
0101
Reserved – not used
0110
Reserved – not used
0111
Chip Power Down Mode
1000
Reserved – not used
1001
Reserved – not used
1010
Reserved – not used
1011
Reserved – not used
1100
Reserved – not used
1101
Reserved – not used
1110
Reserved – not used
1111
Reserved – not used
90
CLK125_EN
I/O
CLK125_EN is latched at power-up / reset and is defined as follows:
Pull-up = Enable 125MHz Clock Output
Pull-down = Disable 125MHz Clock Output
Pin 107 (CLK125_NDO) provides the 125MHz reference clock output option for use
by the MAC.
Notes:
1. I/O = Bi-directional.
2. Pin strap-ins are latched during power-up or reset. In some systems, the MAC receive input pins may be driven during power-up or reset,
and consequently cause the PHY strap-in pins on the GMII/MII signals to be latched to the incorrect configuration. In this case, it is
recommended to add external pull-ups/pull-downs on the PHY strap-in pins to ensure the PHY is configured to the correct pin strap-in mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KSZ9021RL | IC TXRX 10/100/1000 SGL 64LQFP |
| KSZ9692PB | IC ARM9 PHY 5MBPS 400-PBGA |
| KSZ9692XPB | IC ARM9 PHY 5MBPS 400-PBGA |
| KXPC823ZT81B2T | IC MPU POWERQUICC 81MHZ 256-PBGA |
| KXPC8240RVV250E | IC MPU INTEGRATED 250MHZ 352TBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KSZ9021RL | 功能描述:以太網(wǎng) IC Gigabit Ethernet Transceiver with GMII RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ9021RL-EVAL | 制造商:Micrel Inc 功能描述:GIGABIT ETHERNET TRANSCEIVER W 制造商:Micrel Inc 功能描述:KIT EVALUATION FOR KSZ9021RL |
| KSZ9021RLI | 功能描述:以太網(wǎng) IC Gigabit Ethernet Transceiver with RGMII, I-Temp RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ9021RN | 功能描述:以太網(wǎng) IC Gigabit Ethernet Transceiver with RGMII, Lead Free RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ9021RN-EVAL | 功能描述:以太網(wǎng)開發(fā)工具 Gigabit Ethernet Transceiver with RGMII - Evaluation Board RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。