- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄30712 > L64724QC (LSI CORP) SPECIALTY CONSUMER CIRCUIT, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | L64724QC |
| 廠商： | LSI CORP |
| 元件分類： | 消費家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| 封裝： | PLASTIC, QFP-100 |
| 文件頁數(shù)： | 31/32頁 |
| 文件大?。?/td> | 338K |
| 代理商： | L64724QC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當(dāng)前第31頁第32頁
8
L64724 Satellite Receiver
DVALIDOUT
Valid Data Out
Output
The DVALIDOUT signal indicates that the CO[7:0] signals
contain the corrected channel data. New data is valid on
the output when the DVALIDOUT signal is asserted.
DVALIDOUT is not asserted during the propagated check
and GAP bytes. The DVALIDOUT signal is deasserted
after the FEC_RST register bit (Group 4, APR 55) is set
to a one.
ERROROUT
Error Detection Flag
Output
The L64724 asserts the ERROROUT pin to ag uncor-
rectable errors. The L64724 asserts the ERROROUT sig-
nal at the beginning of any frame that contains an
uncorrectable error, and deasserts it at the end of the
frame if the error condition is removed. ERROROUT is
exactly aligned with the output data stream.The
ERROROUT signal is asserted after the FEC_RST
register bit (Group 4, APR 55) is set to a one.
FSTARTOUT
Frame Start Output
Output
The L64724 asserts the FSTARTOUT signal during the
rst bit of every frame with valid data in Serial Channel
Output mode and during the rst byte in Parallel Channel
Output mode. FSTARTOUT is valid only when the
DVALIDOUT signal is asserted. The FSTARTOUT signal
is deasserted after the FEC_RST register bit (Group 4,
APR 55) is set to a one.
PLL Interface
The PLL circuitry multiplies the Channel Clock Recovery circuit Serial
Clock (SCLK) signal (XCTR_OUT[0] functions as SCLK) by 2, 3, or 4
times the symbol rate, based on the Viterbi code rate.
LCLK
Decimated Clock Output
Output
The L64724’s internal clock generation module generates
the LCLK signal. LCLK is derived from CLK by dividing
by the value of the CLK_DIV2 parameter.
LP2
Input to VCO
Input
The LP2 signal is the input to the internal voltage-
controlled oscillator. It is normally connected to the output
of an external RC timing circuit.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| L64724BC | SPECIALTY CONSUMER CIRCUIT, PQFP80 |
| L64733C-44 | SPECIALTY CONSUMER CIRCUIT, PQCC44 |
| L64733C-48 | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| L64781 | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| L6561 | 0.7 A POWER FACTOR CONTROLLER, PDIP8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| L6472H | 功能描述:馬達(dá)/運動/點火控制器和驅(qū)動器 Motor DRV SPI dSPIN 7.0A 3.0 rms 8 - 45V RoHS:否 制造商:STMicroelectronics 產(chǎn)品:Stepper Motor Controllers / Drivers 類型:2 Phase Stepper Motor Driver 工作電源電壓:8 V to 45 V 電源電流:0.5 mA 工作溫度:- 25 C to + 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HTSSOP-28 封裝:Tube |
| L6472HTR | 功能描述:馬達(dá)/運動/點火控制器和驅(qū)動器 Motor DRV SPI dSPIN 7.0A 3.0 rms 8 - 45V RoHS:否 制造商:STMicroelectronics 產(chǎn)品:Stepper Motor Controllers / Drivers 類型:2 Phase Stepper Motor Driver 工作電源電壓:8 V to 45 V 電源電流:0.5 mA 工作溫度:- 25 C to + 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HTSSOP-28 封裝:Tube |
| L6472PD | 功能描述:馬達(dá)/運動/點火控制器和驅(qū)動器 dSPIN Motor driver SPI Microstepping RoHS:否 制造商:STMicroelectronics 產(chǎn)品:Stepper Motor Controllers / Drivers 類型:2 Phase Stepper Motor Driver 工作電源電壓:8 V to 45 V 電源電流:0.5 mA 工作溫度:- 25 C to + 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HTSSOP-28 封裝:Tube |
| L6472PDTR | 功能描述:馬達(dá)/運動/點火控制器和驅(qū)動器 dSPIN Motor DRVR 8 - 45V 7.0A SPI RoHS:否 制造商:STMicroelectronics 產(chǎn)品:Stepper Motor Controllers / Drivers 類型:2 Phase Stepper Motor Driver 工作電源電壓:8 V to 45 V 電源電流:0.5 mA 工作溫度:- 25 C to + 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HTSSOP-28 封裝:Tube |
| L64730GM-20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Image Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。