- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄30713 > L64733C-48 (LSI CORP) SPECIALTY CONSUMER CIRCUIT, PQFP48 PDF資料下載
參數(shù)資料
| 型號： | L64733C-48 |
| 廠商： | LSI CORP |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| 封裝： | TQFP-48 |
| 文件頁數(shù)： | 9/52頁 |
| 文件大?。?/td> | 552K |
| 代理商： | L64733C-48 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
L64733C/L64734 Tuner and Satellite Receiver Chipset
17
Control Signals Interface
The Control Signals Interface controls the operation of the L64734 and
is not associated with any particular interface.
IDDTN
Test
Input
The IDDTN pin is an LSI Logic internal test pin. Tie the
IDDTN pin LOW for normal operation.
RESET
Reset
Input
This active-HIGH signal resets all internal data paths.
Reset timing is asynchronous to the device clocks. Reset
does not affect the conguration registers.
XCTR_IN
Control Input
Input
The XCTR_IN pin is an external input control pin. It is
sensed by reading the XCTR_IN register bit.
XCTR[3]
Control Output/Sync Status Flag
Output
The XCTR[3] signal indicates the synchronization status
for one of three synchronization modules in the L64734
or the XCTR[3] eld in Group 4, APR 55. The three
modules are the Viterbi Decoder, Reed-Solomon
Deinterleaver (DI/RS), and Descrambler. For each of the
three synchronization outputs, the asserted XCTR[3]
signal indicates that synchronization is achieved for the
sync module chosen using the SSS[1:0] register bits.
When deasserted, the signal indicates an
out-of-synchronization condition.
XCTR[2:0]
Output Control
Output
The XCTR[2:0] pins are external output control pins.
They are set by programming particular register bits.
XCTR[2] is mapped to CPG1 and XCTR[0] is multiplexed
with CPG2 when used with the L64733C Tuner IC. When
the on-chip serializer generates a serial 2- or 3-wire
protocol on the XCTR[2:0] pins, the mapping is XCTR[2]
= EN, XCTR[1] = SCL, and XCTR[0] = SDA.
Analog-to-Digital Converter (ADC) Interface
The ADC module converts the incoming IVIN and QVIN signals into an
internal 6-bit digital representation for processing. The following pins
support the ADC module.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| L64781 | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| L6561 | 0.7 A POWER FACTOR CONTROLLER, PDIP8 |
| L6566ATR | 0.8 A POWER FACTOR CONTROLLER WITH POST REGULATOR, 300 kHz SWITCHING FREQ-MAX, PDSO16 |
| L6605D | SPECIALTY CONSUMER CIRCUIT, PDSO20 |
| L6605 | SPECIALTY CONSUMER CIRCUIT, PDIP18 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| L64734 | 制造商:LSI 制造商全稱:LSI 功能描述:Tuner and Satellite Receiver Chipset |
| L64734C-45 | 制造商:LSI 功能描述: 制造商:LSI Corporation 功能描述: |
| L64735GM-20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Image Processor |
| L64735GM-27 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Image Processor |
| L64735GM-35 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Image Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。