參數(shù)資料
型號: LAN91C100
廠商: SMSC Corporation
英文描述: FEAST⑩ Fast Ethernet Controller
中文描述: 宴⑩快速以太網(wǎng)控制器
文件頁數(shù): 37/101頁
文件大?。?/td> 312K
代理商: LAN91C100
37
101 5)
RELEASE SPECIFIC PACKET - Frees all pages allocated to the packet specified in the
PACKET NUMBER REGISTER. Should not be used for frames pending transmission.
Typically used to remove transmitted frames, after reading their completion status. Can be
used following 3) to release receive packet memory in a more flexible way than 4).
110 6)
ENQUEUE PACKET NUMBER INTO TX FIFO - This is the normal method of transmitting a
packet just loaded into RAM. The packet number to be enqueued is taken from the PACKET
NUMBER REGISTER.
111
7)
RESET TX FIFOs - This command will reset both TX FIFOs--theTX FIFO holding
the packet numbers awaiting transmission and the TX Completion FIFO. This
command provides a mechanism for canceling packet transmissions, and reordering
or bypassing the transmit queue. The RESET TX FIFOs command should only be
used when the transmitter is disabled. Unlike the RESET MMU command, the
RESET TX FIFOs does not release any memory.
Note 1: Bits N2,N1,N0 bits are ignored by the LAN91C100 but should be used for Command 0) to
preserve software compatibility with the LAN91C92 and future devices. They should be zero
for all other commands.
Note 2: When using the RESET TX FIFOS command, the CPU is responsible for releasing the
memory associated with outstanding packets, or re-enqueuing them. Packet numbers in the
completion FIFO can be read via the FIFO ports register before issuing the command.
Note 3: MMU commands releasing memory (commands 4 and 5) should only be issued if the
corresponding packet number has memory allocated to it.
COMMAND SEQUENCING
A second allocate command (command 1)
should not be issued until the present one has
completed. Completion is determined by
reading the FAILED bit of the allocation result
register or through the allocation interrupt.
A second release command (commands 4, 5)
should not be issued if the previous one is still
being processed. The BUSY bit indicates that a
release command is in progress. After issuing
command 5, the contents of the PNR should not
be changed until BUSY goes low. After issuing
command 4, command 3 should not be issued
until BUSY goes low.
BUSY BIT Readable at bit 0 of the MMU
command register address. When set indicates
that MMU is still processing a release
command. When clear, MMU has already
completed last release command. BUSY and
FAILED bits are set upon the trailing edge of
command.
相關(guān)PDF資料
PDF描述
LAN91C110 FEAST FAST ETHERNET CONTROLLER FOR PCMCIA AND GENERIC 16-BIT APPLICATIONS
LAN91C96(100TQFP) LAN Node Controller
LAN91C96(100QFP) LAN Node Controller
LAN91C95 LAN Node Controller
LAN91C100FD(208TQFP) LAN Node Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LAN91C100FD 制造商:- 功能描述: 制造商:SMSC 功能描述:
LAN91C100-FD 制造商:SMSC 制造商全稱:SMSC 功能描述:FEAST Fast Ethernet Controller with Full Duplex Capability
LAN91C100FD(208PQFP) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller
LAN91C100FD(208TQFP) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller
LAN91C100FD_06 制造商:SMSC 制造商全稱:SMSC 功能描述:FEAST Fast Ethernet Controller with Full Duplex Capability