- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄43903 > LC72146 PLL FREQUENCY SYNTHESIZER, 40 MHz, PDIP24 PDF資料下載
參數(shù)資料
| 型號： | LC72146 |
| 元件分類： | PLL合成/DDS/VCOs |
| 英文描述： | PLL FREQUENCY SYNTHESIZER, 40 MHz, PDIP24 |
| 封裝： | SDIP-24 |
| 文件頁數(shù)： | 3/22頁 |
| 文件大?。?/td> | 157K |
| 代理商： | LC72146 |
Continued from preceding page.
No. 4922-11/22
LC72146, 72146M, 72146V
No.
Name
Function
Related bits
DO and I/O-5 output control data
Bits ULD, DT0, DT1, IL0 and IL1 control the mode of outputs DO and I/O-5 as shown in Table 6 and Table 7.
Table 6 DO and I/O-5 output flag selection
Note: *1. End-UC flags that general-purpose counter operation has finished.
*2. Applicable only if I/O-5 is set to be an output port.
Figure 3 DO output state
Table 7 IN state selection
Note: 1. If I/O-1 or I/O-2 is set to be an output port, IN becomes open.
2. DO does not go low when the crystal oscillator has stopped.
[When reference frequencies are as these: R3 = R2 = R1 = 1; R0 = 0]
Don’t care.
Counter control
Bits CTS0 and CTS1 select the counter input as shown in Table 8.
Table 8 Counter input and measurement mode selection
Note:
× = don’t care
Bit CTE starts the counter when 1, and resets the counter, when 0.
Bits GT0 and GT1 select the measurement time in frequency measurement mode or the number of
periods to count in period measurement mode as shown in Table 9.
Table 9 Measurement duration selection
When CTE is 0 the input is pulled down, and when CTP is 1 it is not. (Wait time: 1 to 2 ms.)
CTP must be set to 1 at least 4 ms before CTE is set to 1.
The input sensitivity can be reduced by setting CTC to 1. (Sensitivity: 10 to 30 mV rms)
(4)
ULD, DT0,
DT1, IL0, IL1
(6)
(5)
CTS0,
CTS1, CTE,
GT0, GT1
*
CTP, CTC
OUT5, I/O-1, I/O-2,
I/O-5
H/I-6, L/I-7
ULD
DT1
DT0
DO
I/O-5
0
Unlock flag
0
1
Open
OUT5 flag*2.
0
1
0
End-UC flag*1.
0
1
IN. See table 7.
1
0
Open
1
0
1
Open
Unlock flag*2.
1
0
End-UC flag
1
IN. See table 7.
IL1
IL0
IN state
0
Open
0
1
I-1 input
1
0
I-2 input
1
DO goes low when I1 changes.
CTS1
CTS0
Input
Measurement
mode
1
×
HCTR
Frequency
0
1
LCTR
Frequency
0
LCTR
Period
Frequency measurement
Period measurement
GT1
GT0
Measurement
Wait time (ms)
Cycles
duration (ms)
0
4
3 to 4
1
0
1
8
1
0
32
7 to 8
2
1
64
Continued on next page.
Start
Finish
(I-1 change)
CE : Hi
DO
A02691
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LC72146V | PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO24 |
| LC72146M | PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO24 |
| LC72147V | PLL FREQUENCY SYNTHESIZER, 180 MHz, PDSO24 |
| LC72148V | PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO24 |
| LC72191M | PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO24 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LC72146M | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:PLL Frequency Synthesizer for Electronic Tuning |
| LC72146MA-AH | 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| LC72146MHSQR-U-TRM-E | 制造商:Sony Semiconductor Solutions Division 功能描述: |
| LC72146V | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| LC72147V | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:PLL Frequency Synthesizer for Electronic Tuning in Car Audio Systems |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。