- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄30731 > LC72714W SPECIALTY CONSUMER CIRCUIT, PQFP64 PDF資料下載
參數(shù)資料
| 型號(hào)： | LC72714W |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| 封裝： | 10 X 10 MM, SQFP-64 |
| 文件頁數(shù)： | 7/29頁 |
| 文件大?。?/td> | 158K |
| 代理商： | LC72714W |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
LC72714W
No.6871-15/29
Structure of the Post-Correction Output Data <CCB Interface>
Post-error correction data can be output by using CCB address #FB. Although there are up to 288 bits of valid data that
can be output, it is possible to stop clock input (CL input) and set CE to the low level, and output the remaining data on
the next interrupt with no harmful effects whatsoever.
The maximum amount of data that can be output is 288 bits (36 bytes), and the contents of the status register (STAT)
and the block number register (BLNO) are added as the first two bytes.
The contents of the STAT and BLNO registers are output LSB first.
The post-correction data is output in order starting with the first bit in each single block of data.
The BIC code is not output.
The values of the output data are not guaranteed if multiple data read operations are performed for a single interrupt
signal (INT).
STAT (8 bits)
BLNO (8 bits)
Data section (176 bits) Post-error correction data
Layer 2 CRC (14 bits)
Parity (82 bits)
DO0 to DO7
DO8 to DO15
DO16 to DO191
DO192 to DO205
DO206 to DO287
Layer 4 CRC Check Circuit <CCB Interface>
The basic outline of this operation is the same as that described in the Layer 4 CRC Detection Circuit <Parallel
Interface> section earlier in this document. The data group data used for this error detection operation is sent to the IC
using the CCB interface. The value #FC is used as the CCB address.
The data group data is transferred in 8-bit units. There is no upper limit on the amount of data that can be transferred
(the value N in the figure below), and the data transfer may be divided into multiple operations.
Register Output
The IC internal status and block number registers are special-purpose registers that can be read out by applications. (See
the discussion of the read register data update timing on page 11.)
The application inputs the CCB address #FD to DI. The status register data is output first followed by the block number
register data.
A3
N
N-1
N-2
CR2
CR1
CR0
A2
A1
A0
B3
B2
B1
B0
DI
CL
CE
CRC4 pin output
Note: The number of items, N, refers to
the number of 8-bit items.
CRC4 pin output after N items
have been transferred.
tCRC
tEH
tES
tEL
tCH
tCL
tHD
tSU
A3
BLN7
BLN6
BLN5
ST2
ST1
ST0
A2
A1
A0
B3
B2
B1
B0
DI
DO
CL
CE
tSU
tHD
tCH
tCL
tES
tEL
tDDO
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LC72715PW | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| LC72720NM | SPECIALTY CONSUMER CIRCUIT, PDSO24 |
| LC72720NM | SPECIALTY CONSUMER CIRCUIT, PDSO24 |
| LC72720N | SPECIALTY CONSUMER CIRCUIT, PDIP24 |
| LC72720N | SPECIALTY CONSUMER CIRCUIT, PDIP24 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LC72715PW | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:CMOS IC Mobile FM Multiplex Broadcast IC with On-Chip VICS Decoder |
| LC72717PW | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Mobile FM Multiplex Broadcast (DARC) Receiver IC |
| LC72720 | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Single-Chip RDS Signal-Processing System LSI |
| LC72720M | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Single-Chip RDS Signal-Processing System LSI |
| LC72720N | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Single-Chip RDS Signal-Processing System LSI |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。