LH5PV8512
CMOS 4M (512K
×
8) Pseudo-Static RAM
FEATURES
524,288 words
×
8 bit organization
CE access time (t
CEA
): 120 ns (MAX.)
Cycle time (t
RC
): 190 ns (MIN.)
Power supply:
+3.0 V
±
0.15 V (Operating)
+2.2 V to +3.15 V (Data retention)
Power consumption (MAX.):
126 mW (Operating)
95
μ
W (Standby = CMOS input level)
221
μ
W (Self-refresh = CMOS input level)
Available for address refresh,
auto-refresh, and self-refresh modes
2,048 refresh cycles/32 ms
Address non-multiple
Not designed or rated as radiation
hardened
Package:
32-pin, 525-mil SOP
Package material: Plastic
Substrate material: P-type silicon
Process: Silicon-gate CMOS
Operating temperature: 0 - 70
°
C
DESCRIPTION
The LH5PV8512 is a 4M bit Pseudo-Static RAM with
a 524,288 word
×
8 bit organization. It is fabricated
using silicon-gate CMOS process technology.
A PSRAM uses on-chip refresh circuitry with a DRAM
memory cell for pseudo-static operation which elimi-
nates external clock inputs, while having the same
pinout as industry standard SRAMs. Moreover, due to
the functional similarities between PSRAMs and
SRAMs, existing 512K
×
8 SRAM sockets can be filled
with the LH5PV8512N with little or no changes. The
advantage is the cost saving realized with the lower
cost PSRAM.
The LH5PV8512 has the ability to fill the gap between
DRAM and SRAM by offering low cost, low power
standby and simple interface
.
PIN CONNECTIONS
TOP VIEW
1
2
3
4
5
6
9
10
A
2
A
1
A
5
A
4
Vcc
28
27
26
25
24
23
20
17
A
7
A
6
7
8
A
3
22
21
A
14
A
12
A
13
A
8
A
9
A
11
OE/RFSH
A
10
CE
I/O
7
I/O
6
I/O
5
I/O
4
I/O
3
11
12
13
32
31
30
29
WE
14
15
16
19
18
I/O
1
I/O
2
V
SS
A
0
I/O
0
A
16
A
18
5PV8512-1
32-PIN SOP
A
17
A
15
Figure 1. Pin Connections
1