- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358878 > LM9822CCWM1 (National Semiconductor Corporation) LM9822 3 Channel 42-Bit Color Scanner Analog Front End PDF資料下載
參數(shù)資料
| 型號： | LM9822CCWM1 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | LM9822 3 Channel 42-Bit Color Scanner Analog Front End |
| 中文描述： | LM9822 3通道42位彩色掃描儀模擬前端 |
| 文件頁數(shù)： | 8/22頁 |
| 文件大?。?/td> | 242K |
| 代理商： | LM9822CCWM1 |
8
www.national.com
Pin Descriptions
Connection Diagram
Analog Power
V
A
The two
A
pins are the analog supply pins.
They should be connected to a voltage
source of +5V and bypassed to
AGND
with a
0.1μF monolithic capacitor in parallel with a
10μF tantalum capacitor.
AGND
These two pins are the ground returns for
the analog supplies.
V
D
This is the positive supply pin for the digital
I/O pins. It should be connected to a voltage
source between +3.3V and +5.0V and be
bypassed to DGND with a 0.1μF monolithic
capacitor in parallel with a 10μF tantalum
capacitor.
DGND
This is the ground return for the digital sup-
ply.
Analog Input/Output
OS
R
,
OS
G
,
OS
B
Analog Inputs. These inputs (for Red,
Green, and Blue) should be tied to the sen-
sor’s OS (Output Signal) through DC block-
ing capacitors.
V
REF+
,
V
REFMID
,
V
REF-
Voltage reference bypass pins. V
REF+
,
V
, and V
REF-
should each be
bypassed to
AGND
through a 0.1uF mono-
lithic capacitor.
Timing Control
MCLK
Master clock input. The ADC conversion
rate will be 1/2 of MCLK. 12MHz is the max-
imum frequency for MCLK.
VSMP
Sample timing input signal. If VSMP is high
on the rising edge of MCLK, the input is
sampled on the rising edge of the next
MCLK. The reference signal for the next
pixel will be sampled one to four MCLKs
later, depending on the value in the
CDSREF configuration bits. If CDS is not
enabled, the internal reference will be sam-
pled during the reference sample time.
The number of MCLK cycles between
VSMP pulses determines the pixel rate.
Timing Diagrams 1 through 6 illustrate the
VSMP timings for all the valid pixel rates.
Note: See the applications section of the
datasheet for the proper timing relationships
between VSMP and MCLK.
CLMP
Clamp timing input. If CLMP and VSMP are
high on the rising edge of MCLK, all three
OS inputs will be internally connected to
V
CLAMP
during the next pixel.
V
CLAMP
is either
VREF+ or VREF- depending on the state of
the Signal Polarity bit in the Sample Mode
register (Reg. 0, Bit 4).
Data Output
D7
-
D0
Data Output pins. The 14 bit conversion
results of the ADC are multiplexed in 8 bit
bytes to
D7
-
D0
synchronous with MCLK.
The MSB consists of data bits d13-d6 on
pins D7-D0 and the LSB consists of d5-d0
on pins D7-D3 with D1 and D0 low.
Serial Input/Output
SCLK
Serial Shift Clock. Input data on SDI is valid
on the rising edge of SCLK. The minimum
SCLK period is 1 t
MCLK
.
Serial Data Output. Data bits are shifted out
of SDO on falling edges of SCLK. The first
eight falling edges of SCLK after SEN goes
low will shift out eight data bits (MSB first)
from the configuration register addressed
during the previous SEN low time.
SDO
SDI
Serial Data Input. A read/write bit, followed
by a four address bits and eight data bits is
shifted into SDI, MSB first. Data should be
valid on the rising edge of SCLK. If the
read/write bit is a “0” (a write), then the
shifted data bits will be stored. If the
read/write bit is a “1” (a read), then the data
bits will be ignored, and SDO will shift out
the addressed register’s contents during the
next SEN low time.
SEN
Shift enable and load signal. When SEN is
low, data is shifted into SDI. When SEN
goes high, the last thirteen bits (one
read/write, four address and eight data)
shifted into SDI will be used to program the
addressed configuration register. SEN must
be high for at least 3 MCLK cycles between
SEN low times.
LM9822
28 pin
SOIC
SCLK
SDI
SEN
D2
D1
D0
V
D
DGND
CLMP
VSMP
D4
D3
11
12
13
14
15
16
17
18
19
20
1
2
3
4
5
6
7
8
9
10
23
22
21
24
25
26
27
28
D7
D6
D5
MCLK
V
A
V
A
V
REF-
OS
B
OS
G
OS
R
V
REF+
AGND
AGND
SDO
V
REFMID
V
BANDGAP
相關PDF資料 |
PDF描述 |
|---|---|
| LM9830VJD | EuroDOCSIS 2.0 Diplexer Filter w/surge protection |
| LM9830VJDX | LM9830 36-Bit Color Document Scanner |
| LM9830 | LM9830 36-Bit Color Document Scanner |
| LM98503CCVV | 10-Bit, 18 MSPS Camera Signal Processor |
| LM98503 | 10-Bit, 18 MSPS Camera Signal Processor |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| LM9822CCWMX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Signal Conditioner |
| LM9822CCWMX/NOPB | 功能描述:ADC / DAC多通道 RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-40 |
| LM9822CCWMX2 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:LM9822 3 Channel 42-Bit Color Scanner Analog Front End |
| LM9823 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:LM9823 3 Channel 48-Bit Color Scanner Analog Front End |
| LM9823A | 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。