參數(shù)資料
型號: LMX2306
廠商: National Semiconductor Corporation
英文描述: PLLatinum Low Power Frequency Synthesizer for RF Personal Communications(PLLatinum技術(shù)用于射頻個人通訊的低耗頻率合成器)
中文描述: PLLatinum頻率合成器的低功耗射頻個人通信(PLLatinum技術(shù)用于射頻個人通訊的低耗頻率合成器)
文件頁數(shù): 7/19頁
文件大?。?/td> 300K
代理商: LMX2306
1.0 Functional Description
The simplified block diagram below shows the 21-bit data register, a 14-bit R Counter, an 18-bit N Counter, and a 18-bit Function
Latch (intermediate latches are not shown). The data stream is shifted (on the rising edge of LE) into the DATA input, MSB first.
The last two bits are the Control Bits. The DATA is transferred into the counters as follows:
Control
C1
0
1
0
1
DATA Location
C2
0
0
1
1
R Counter
N Counter
Function Latch
Initialization
1.1 PROGRAMMABLEREFERENCE DIVIDER
If the Control Bits are [C
, C
] = [0,0], data is transferred from the 21-bit shift register into a latch that sets the 14-bit R Counter.
The 4 bits R15–R18 are for test modes, and should be set to 0 for normal use. The LD precision bit, R19, is described in the
LOCK DETECT OUTPUT CHARACTERISTICS section. Serial data format is shown below.
1.1.1 14-BIT PROGRAMMABLE REFERENCE DIVIDER RATIO (R COUNTER)
Divide
Ratio
3
4
16383
R
14
0
0
1
R
13
0
0
1
R
12
0
0
1
R
11
0
0
1
R
10
0
0
1
R
9
0
0
1
R
8
0
0
1
R
7
0
0
1
R
6
0
0
1
R
5
0
0
1
R
4
0
0
1
R
3
0
1
1
R
2
1
0
1
R
1
1
0
1
Notes:
Divide ratios less than 3 are prohibited.
Divide ratio: 3 to 16383
R1 to R14: These bits select the divide ratio of the programmable reference divider.
DS100127-4
DS100127-5
Note:
R15 to R18 are test modes and should be zero for normal operation.
Data is shifted in MSB first.
L
www.national.com
7
相關(guān)PDF資料
PDF描述
LMX2322 PLLatinumTM 2.0 GHz Frequency Synthesizer for RF Personal Communications
LMX2332LSLDX PLLatinumTM Low Power Dual Frequency Synthesizer for RF Personal Communications
LMX2330LSBX PLLatinumTM Low Power Dual Frequency Synthesizer for RF Personal Communications
LMX2330LSLDX PLLatinumTM Low Power Dual Frequency Synthesizer for RF Personal Communications
LMX2331LSLDX PLLatinumTM Low Power Dual Frequency Synthesizer for RF Personal Communications
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LMX2306_04 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PLLatinum⑩ Low Power Frequency Synthesizer for RF Personal Communications
LMX2306LBX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FREQUENCY SYNTHESIZER|BICMOS|LLCC|16PIN|PLASTIC
LMX2306SLBX 制造商:Texas Instruments 功能描述:PLL Frequency Synthesizer Single 25MHz to 550MHz 16-Pin LAM CSP T/R
LMX2306SLBX/NOPB 功能描述:IC FREQ SYNTH 16LAMINATE CSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:PLLatinum™ 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:*
LMX2306TM 制造商:Texas Instruments 功能描述:PLL Frequency Synthesizer Single 25MHz to 550MHz 16-Pin TSSOP Rail 制造商:Texas Instruments 功能描述:550MHZ SINGLE PLL 2306 TSSOP16