參數(shù)資料
型號: LPC1313FHN33/01,55
廠商: NXP Semiconductors
文件頁數(shù): 22/74頁
文件大小: 0K
描述: MCU CORTEX M3 32KB FLASH 32HVQFN
標(biāo)準(zhǔn)包裝: 260
系列: LPC13xx
核心處理器: ARM? Cortex?-M3
芯體尺寸: 32-位
速度: 72MHz
連通性: I²C,Microwire,SPI,SSI,UART/USART
外圍設(shè)備: 欠壓檢測/復(fù)位,POR,WDT
輸入/輸出數(shù): 28
程序存儲器容量: 32KB(32K x 8)
程序存儲器類型: 閃存
RAM 容量: 8K x 8
電壓 - 電源 (Vcc/Vdd): 2 V ~ 3.6 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 8x10b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 32-VQFN 裸露焊盤
包裝: 托盤
其它名稱: 568-8375
LPC1311_13_42_43
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 5 — 6 June 2012
29 of 74
NXP Semiconductors
LPC1311/13/42/43
32-bit ARM Cortex-M3 microcontroller
There are three levels of Code Read Protection:
1. CRP1 disables access to chip via the SWD and allows partial flash update (excluding
flash sector 0) using a limited set of the ISP commands. This mode is useful when
CRP is required and flash field updates are needed but all sectors can not be erased.
2. CRP2 disables access to chip via the SWD and only allows full flash erase and
update using a reduced set of the ISP commands.
3. Running an application with level CRP3 selected fully disables any access to chip via
the SWD pins and the ISP. This mode effectively disables ISP override using PIO0_1
pin, too. It is up to the user’s application to provide (if needed) flash update
mechanism using IAP calls or call reinvoke ISP command to enable flash update via
UART.
7.19.5 Boot loader
The boot loader controls initial operation after reset and also provides the means to
program the flash memory. This could be initial programming of a blank device, erasure
and re-programming of a previously programmed device, or programming of the flash
memory by the application program in a running system.
The boot loader code is executed every time the part is reset or powered up. The loader
can either execute the ISP command handler or the user application code, or, on the
LPC1342/43, it can program the flash image via an attached MSC device through USB
(Windows operating system only). A LOW level during reset applied to the PIO0_1 pin is
considered as an external hardware request to start the ISP command handler or the USB
device enumeration. The state of PIO0_3 determines whether the UART or USB interface
will be used (LPC1342/43 only).
7.19.6 APB interface
The APB peripherals are located on one APB bus.
7.19.7 AHB-Lite
The AHB-Lite connects the instruction (I-code) and data (D-code) CPU buses of the ARM
Cortex-M3 to the flash memory, the main static RAM, and the boot ROM.
7.19.8 External interrupt inputs
All GPIO pins can be level or edge sensitive interrupt inputs. In addition, start logic inputs
serve as external interrupts (see Section 7.19.1).
7.19.9 Memory mapping control
The Cortex-M3 incorporates a mechanism that allows remapping the interrupt vector table
to alternate locations in the memory map. This is controlled via the Vector Table Offset
Register contained in the NVIC.
CAUTION
If level three Code Read Protection (CRP3) is selected, no future factory testing can be
performed on the device.
相關(guān)PDF資料
PDF描述
C8051F561-IQ IC 8051 MCU 32K FLASH 32-QFP
P80C32X2FN,112 IC 80C51 MCU 256 ROMLESS 40DIP
EFM32TG822F32 IC MCU 32BIT 32KB FLASH 48LQFP
LPC1313FHN33,551 IC MCU 32BIT 32KB FLASH 33HVQFN
P80C32SBAA,512 IC 80C51 MCU 8BIT ROMLESS 44PLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LPC1313FHN33551 制造商:NXP Semiconductors 功能描述:IC 32BIT MCU ARM 72MHZ HVQFN-33
LPC1313FHN33CP3264 制造商:NXP Semiconductors 功能描述:- Trays
LPC1313FHN33CP3265 制造商:NXP Semiconductors 功能描述:- Trays
LPC1315 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:32-bit ARM Cortex-M3 microcontroller; up to 64 kB flash; up to 12 kB SRAM; USB device; USART; EEPROM
LPC1315FBD48 制造商:NXP Semiconductors 功能描述:MCU 32BIT ARM CORTEX-M3 48LQFP 制造商:NXP Semiconductors 功能描述:MCU, 32BIT, ARM CORTEX-M3, 48LQFP 制造商:NXP Semiconductors 功能描述:MCU, 32BIT, ARM CORTEX-M3, 48LQFP, Controller Family/Series:LPC13xx, Core Size:32bit, No. of I/O's:40, Supply Voltage Min:2V, Supply Voltage Max:3.6V, Digital IC Case Style:LQFP, No. of Pins:48, Program Memory Size:32KB, EEPROM , RoHS Compliant: Yes