- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3799 > LPC1313FHN33,551 (NXP Semiconductors)IC MCU 32BIT 32KB FLASH 33HVQFN PDF資料下載
參數(shù)資料
| 型號： | LPC1313FHN33,551 |
| 廠商： | NXP Semiconductors |
| 文件頁數(shù)： | 20/74頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU 32BIT 32KB FLASH 33HVQFN |
| 產(chǎn)品培訓(xùn)模塊： | LPCXpresso |
| 特色產(chǎn)品： | LPC1300 Series Cortex-M3 MCUs |
| 標(biāo)準(zhǔn)包裝： | 260 |
| 系列： | LPC13xx |
| 核心處理器： | ARM? Cortex?-M3 |
| 芯體尺寸： | 32-位 |
| 速度： | 72MHz |
| 連通性： | I²C，Microwire，SPI，SSI，UART/USART |
| 外圍設(shè)備： | 欠壓檢測/復(fù)位，POR，WDT |
| 輸入/輸出數(shù)： | 28 |
| 程序存儲器容量： | 32KB（32K x 8） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 8K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2 V ~ 3.6 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 8x10b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 33-VQFN 裸露焊盤，33-HVQFN，33-SQFN，33-DHVQFN |
| 包裝： | 托盤 |
| 配用： | 568-4918-ND - KIT DEV FOR LPC1313 622-1005-ND - USB IN-CIRCUIT PROG ARM7 LPC2K |
| 其它名稱： | 568-4913 935289653551 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁
LPC1311_13_42_43
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 5 — 6 June 2012
27 of 74
NXP Semiconductors
LPC1311/13/42/43
32-bit ARM Cortex-M3 microcontroller
7.18.5 Power control
The LPC1311/13/42/43 support a variety of power control features. There are three
special modes of processor power reduction: Sleep mode, Deep-sleep mode, and Deep
power-down mode. The CPU clock rate may also be controlled as needed by changing
clock sources, reconfiguring PLL values, and/or altering the CPU clock divider value. This
allows a trade-off of power versus processing speed based on application requirements.
In addition, a register is provided for shutting down the clocks to individual on-chip
peripherals, allowing fine tuning of power consumption by eliminating all dynamic power
use in any peripherals that are not required for the application. Selected peripherals have
their own clock divider which provides even better power control.
7.18.5.1
Power profiles (LPC1300L series, LPC1311/01 and LPC1313/01 only)
The power consumption in Active and Sleep modes can be optimized for the application
through simple calls to the power profile. The power configuration routine configures the
LPC1311/01 and the LPC1313/01 for one of the following power modes:
Default mode corresponding to power configuration after reset.
CPU performance mode corresponding to optimized processing capability.
Efficiency mode corresponding to optimized balance of current consumption and CPU
performance.
Low-current mode corresponding to lowest power consumption.
In addition, the power profile includes routines to select the optimal PLL settings for a
given system clock and PLL input clock.
7.18.5.2
Sleep mode
When Sleep mode is entered, the clock to the core is stopped. Resumption from the Sleep
mode does not need any special sequence but re-enabling the clock to the ARM core.
In Sleep mode, execution of instructions is suspended until either a reset or interrupt
occurs. Peripheral functions continue operation during Sleep mode and may generate
interrupts to cause the processor to resume execution. Sleep mode eliminates dynamic
power used by the processor itself, memory systems and related controllers, and internal
buses.
7.18.5.3
Deep-sleep mode
In Deep-sleep mode, the chip is in Sleep mode, and in addition all analog blocks are shut
down. As an exception, the user has the option to keep the watchdog oscillator and the
BOD circuit running for self-timed wake-up and BOD protection. Deep-sleep mode allows
for additional power savings.
Up to 40 pins total can serve as external wake-up pins to the start logic to wake up the
chip from Deep-sleep mode (see Section 7.19.1).
Unless the watchdog oscillator is selected to run in Deep-sleep mode, the clock source
should be switched to IRC before entering Deep-sleep mode, because the IRC can be
switched on and off glitch-free.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| P80C32SBAA,512 | IC 80C51 MCU 8BIT ROMLESS 44PLCC |
| P80C32UBAA,512 | IC 80C51 MCU 8BIT ROMLESS 44PLCC |
| 1-5353583-1 | CONN RCPT 4X1 USB RT ANG SMD |
| 5353583-4 | CONN RCPT USB 4POS R/A SMD SLD |
| 5353583-1 | CONN RCPT USB 4POS R/A SMD SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LPC1313FHN33CP3264 | 制造商:NXP Semiconductors 功能描述:- Trays |
| LPC1313FHN33CP3265 | 制造商:NXP Semiconductors 功能描述:- Trays |
| LPC1315 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:32-bit ARM Cortex-M3 microcontroller; up to 64 kB flash; up to 12 kB SRAM; USB device; USART; EEPROM |
| LPC1315FBD48 | 制造商:NXP Semiconductors 功能描述:MCU 32BIT ARM CORTEX-M3 48LQFP 制造商:NXP Semiconductors 功能描述:MCU, 32BIT, ARM CORTEX-M3, 48LQFP 制造商:NXP Semiconductors 功能描述:MCU, 32BIT, ARM CORTEX-M3, 48LQFP, Controller Family/Series:LPC13xx, Core Size:32bit, No. of I/O's:40, Supply Voltage Min:2V, Supply Voltage Max:3.6V, Digital IC Case Style:LQFP, No. of Pins:48, Program Memory Size:32KB, EEPROM , RoHS Compliant: Yes |
| LPC1315FBD48,551 | 功能描述:ARM微控制器 - MCU 32bit ARM Cortex-M3 32KB Flash 8KB SRAM RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:72 MHz 程序存儲器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。