- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10677 > LT1721IS#PBF (Linear Technology)IC COMP R-RINOUT QUAD 16-SOIC PDF資料下載
參數(shù)資料
| 型號： | LT1721IS#PBF |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 9/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC COMP R-RINOUT QUAD 16-SOIC |
| 標準包裝： | 50 |
| 系列： | UltraFast™ |
| 類型： | 通用 |
| 元件數(shù)： | 4 |
| 輸出類型： | CMOS，滿擺幅，TTL |
| 電壓 - 電源，單路/雙路(±)： | 2.7 V ~ 6 V |
| 電壓 - 輸入偏移（最小值）： | 3mV @ 5V |
| 電流 - 輸入偏壓（最小值）： | 6µA @ 5V |
| 電流 - 輸出（標準）： | 20mA |
| 電流 - 靜態(tài)（最大值）： | 7mA |
| CMRR, PSRR（標準）： | 70dB CMRR，80dB PSRR |
| 傳輸延遲（最大）： | 10ns |
| 磁滯： | 7mV |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 16-SOIC（0.154"，3.90mm 寬） |
| 安裝類型： | 表面貼裝 |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
LT1720/LT1721
17
17201fc
Timing Skews
For a number of reasons, the LT1720/LT1721’s superior
timing specications make them an excellent choice for
applications requiring accurate differential timing skew.
The comparators in a single package are inherently well
matched, with just 300ps
ΔtPDtypical.Monolithicconstruc-
tion keeps the delays well matched vs supply voltage and
temperature. Crosstalk between the comparators, usually a
disadvantage in monolithic duals and quads, has minimal
effect on the LT1720/LT1721 timing due to the internal
hysteresis, as described in the Speed Limits section.
The circuits of Figure 11 show basic building blocks for
differential timing skews. The 2.5k resistance interacts with
the 2pF typical input capacitance to create at least
±4ns
delay, controlled by the potentiometer setting. A differential
and a single-ended version are shown. In the differential
conguration, the output edges can be smoothly scrolled
through
Δt = 0 with negligible interaction.
3ns Delay Detector
It is often necessary to measure comparative timing of
pulse edges in order to determine the true synchronicity
of clock and control signals, whether in digital circuitry
or in high speed instrumentation. The circuit in Figure 12
APPLICATIONS INFORMATION
is a delay detector which will output a pulse when signals
X and Y are out of sync (specically, when X is high and
Y is low). Note that the addition of an identical circuit to
detect the opposite situation (X low and Y high) allows
for full skew detection.
Comparators U1A and U1B clean up the incoming signals
and render the circuit less sensitive to input levels and
slew rates. The resistive divider network provides level
shifting for the downstream comparator’s common mode
input range, as well as offset to keep the output low except
during a decisive event. When the upstream comparator’s
outputs can overcome the resistively generated offset (and
hysteresis), comparator U1C performs a Boolean “X*_Y”
function and produces an output pulse (see Figure 13).
The circuit will give full output response with input delays
down to 3ns and partial output response with input delays
down to 1.8ns. Capacitor C1 helps ensure that an imbal-
ance of parasitic capacitances in the layout will not cause
common mode excursions to result in differential mode
signal and false outputs.1
1 Make sure the input levels at X and Y are not too close to the 0.5V threshold set by the R8–R9
divider. If you are still getting false outputs, try increasing C1 to 10pF or more. You can also look
for the problem in the impedance balance (R5 || R6 = R7) at the inputs of U1C. Increasing the
offset by lowering R5 will help reject false outputs, but R7 should also be lowered to maintain
impedance balance. For ease of design and parasitic matching, R7 can be replaced by two parallel
resistors equal to R5 and R6.
LT1720
DIFFERENTIAL 4ns
RELATIVE SKEW
CIN
VREF
2.5k
INPUT
LT1720
0ns TO 4ns
SINGLE-ENDED
DELAY
CIN
17201 F11
VREF
INPUT
CIN
–
+
–
+
–
+
–
+
Figure 11. Building Blocks for Timing Skew Generation with the LT1720
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LT1721CGN | IC COMP R-RINOUT QUAD 16-SSOP |
| VI-J2Z-MY-F1 | CONVERTER MOD DC/DC 2V 20W |
| ADCMP580BCPZ-RL7 | IC COMPARATOR CML UFAST 16-LFCSP |
| DS90CF363BMT/NOPB | IC FPD-LINK TX 18BIT 48-TSSOP |
| VI-B3K-MY-B1 | CONVERTER MOD DC/DC 40V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LT1722 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Single, Dual, Quad 200MHz Low Noise Precision Op Amps |
| LT1722CS5 | 制造商:Linear Technology 功能描述:OP Amp Single GP ±6.3V/12.6V 5-Pin TSOT-23 |
| LT1722CS5#PBF | 制造商:Linear Technology 功能描述:OP Amp Single GP 制造商:Linear Technology 功能描述:SC-Amps/Industrial Cut Tape 2 制造商:Linear Technology 功能描述:SC-Amps/Industrial, Cut Tape 200MHz Low Noise Precision OP Amp |
| LT1722CS5#TR | 功能描述:IC OPAMP PREC 200MHZ TSOT-23-5 RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標準包裝:160 系列:- 放大器類型:通用 電路數(shù):4 輸出類型:滿擺幅 轉(zhuǎn)換速率:10 V/µs 增益帶寬積:9MHz -3db帶寬:- 電流 - 輸入偏壓:1pA 電壓 - 輸入偏移:250µV 電流 - 電源:730µA 電流 - 輸出 / 通道:28mA 電壓 - 電源，單路/雙路(±):2.7 V ~ 5.5 V，±1.35 V ~ 2.75 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC N 包裝:管件 |
| LT1722CS5#TRM | 功能描述:IC OPAMP PREC 200MHZ TSOT-23-5 RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標準包裝:50 系列:- 放大器類型:J-FET 電路數(shù):2 輸出類型:- 轉(zhuǎn)換速率:13 V/µs 增益帶寬積:3MHz -3db帶寬:- 電流 - 輸入偏壓:65pA 電壓 - 輸入偏移:3000µV 電流 - 電源:1.4mA 電流 - 輸出 / 通道:- 電壓 - 電源，單路/雙路(±):7 V ~ 36 V，±3.5 V ~ 18 V 工作溫度:-40°C ~ 85°C 安裝類型:通孔 封裝/外殼:8-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:8-PDIP 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。