interface. The SCK and CONV inputs and D" />
參數(shù)資料
型號(hào): LTC1402IGN#TRPBF
廠商: Linear Technology
文件頁(yè)數(shù): 8/24頁(yè)
文件大小: 0K
描述: IC ADC 12BIT 2.2MSPS SHDN 16SSOP
標(biāo)準(zhǔn)包裝: 2,500
位數(shù): 12
采樣率(每秒): 2.2M
數(shù)據(jù)接口: MICROWIRE?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 150mW
電壓電源: 模擬和數(shù)字,雙 ±
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 16-SSOP(0.154",3.90mm 寬)
供應(yīng)商設(shè)備封裝: 16-SSOP
包裝: 帶卷 (TR)
輸入數(shù)目和類(lèi)型: 2 個(gè)單端,單極;2 個(gè)單端,雙極;1 個(gè)差分,單極;1 個(gè)差分,雙極
16
LTC1402
DIGITAL INTERFACE
The LTC1402 has a 3-wire SPI (Serial Protocol Interface)
interface. The SCK and CONV inputs and DOUT output
implement this interface. The SCK and CONV inputs are TTL
compatible and also accept swings from 3V or 5V logic. The
amplitude of DOUT can easily produce 5V logic or 3V logic
swings by tying the independent output supply OVDD
(Pin 11) to the same supply as system logic. A detailed de-
scription of the three serial port signals follows.
CONV at Pin 16
The rising edge of CONV starts a conversion but subse-
quent rising edges at CONV, during the following 14 SCK
cycles of conversion, are ignored by the LTC1402. The
duty cycle of CONV can be arbitrarily chosen to be used as
a frame sync signal for the processor serial port. A simple
approach to generate CONV is to create a pulse that is one
SCK wide to drive the LTC1402 and then buffer this signal
with the appropriate number of inverters to drive the frame
sync input of the processor serial port. It is good practice
to drive the LTC1402 CONV input first to avoid digital noise
interference during the sample-to-hold transition triggered
by CONV at the start of conversion. Another point to con-
sider is the level of jitter in the CONV signal if the input
signals have fast transients or sinewaves. Some proces-
sors can be programmed to generate a convenient frame
sync pulse at their serial port, but often this signal is de-
rived from a jittery processor phase locked loop clock
multiplier. This is true even if a low jitter crystal clock is the
reference for the processor clock multiplier.
SCK at Pin 15
The rising edge of SCK advances the conversion process
and also udpates each bit in the DOUT data stream. After
CONV rises, the second rising edge of SCK sends out the
REFREADY bit. Subsequent edges send out the 12 data
bits, with the MSB sent first. A simple approach is to
generate SCK to drive the LTC1402 and then buffer this
signal with the appropriate number of inverters to drive the
serial clock input of the processor serial port. The rising
edge of SCK is guaranteed to coincide with stable data at
DOUT. It is good practice to drive the LTC1402 SCK input
first to avoid digital noise interference during the internal
bit comparison decision by the internal high speed com-
parator. Unlike the CONV input, the SCK input is not
sensitive to jitter because the input signal is already
sampled and held constant.
DOUT at Pin 10
Upon power-up, the DOUT output is automatically reset to
the high impedance state. The DOUT output remains in high
impedance until a new conversion is started. DOUT sends
out 13 bits in the output data stream after the second rising
edge of SCK after the start of conversion with the rising
APPLICATIONS INFORMATION
WU
U
15mW. The internal reference remains powered in Nap
mode. One or more rising edges at SCK wake up the
LTC1402 for service very quickly, and CONV can start an
accurate conversion within a clock cycle. Four rising edges
at CONV, without any intervening rising edges at SCK, put
the LTC1402 in Sleep mode and the power drain drops
from 90mW to 10
W. One or more rising edges at SCK
wake up the LTC1402 for operation. The internal reference
(VREF) takes 2ms to slew and settle with a 10F load, and
the REFREADY bit in the DOUT stream takes an additional
10ms to go high after the reference output Pin 5 (VREF) has
finished slewing. Note that, using sleep mode more fre-
quently than every 2ms, compromises the settled accu-
racy of the internal reference. Figure 12 shows the power
consumption versus the conversion rate. Note that, for
slower conversion rates, the Nap and Sleep modes can be
used for substantial reductions in power consumption.
Figure 12. Power Consumption vs Sample Rate
in Normal Mode, Nap Mode and Sleep Mode
SAMPLE RATE (MHz)
0.01
0.1
SUPPLY
CURRENT
(mA)
10
1
0.01
0.1
1
1402 F12
0.001
100
10
VDD CURRENT
DUAL
±5V
VSS CURRENT
DUAL
±5V
VDD CURRENT
SINGLE 5V
VSS CURRENT
SINGLE 5V
VDD CURRENT
SLEEP MODE
VDD CURRENT
NAP MODE
相關(guān)PDF資料
PDF描述
LTC1403AHMSE#TRPBF IC ADC 14BIT 2.8MSPS DIFF 10MSOP
LTC1403AIMSE-1#TRPBF IC ADC 14BIT 2.8MSPS DIFF 10MSOP
LTC1404IS8#TRPBF IC A/D CONV 12BIT W/SHTDN 8-SOIC
LTC1405IGN#TRPBF IC ADC 12BIT 5MSPS SAMPLE 28SSOP
LTC1406IGN#TRPBF IC A/D CONV 8BIT SAMPLING 24SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC1403ACMSE 功能描述:IC ADC 14BIT 2.8MSPS DIFF 10MSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:2 個(gè)單端,單極
LTC1403ACMSE#PBF 功能描述:IC ADC 14BIT 2.8MSPS 10-MSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率(每秒):1M 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤(pán)(4x4) 包裝:Digi-Reel® 輸入數(shù)目和類(lèi)型:8 個(gè)單端,單極 產(chǎn)品目錄頁(yè)面:892 (CN2011-ZH PDF) 其它名稱(chēng):296-25851-6
LTC1403ACMSE#PBF 制造商:Linear Technology 功能描述:ADC, 14BIT, 2.8MSPS, MSOP-10
LTC1403ACMSE#TR 功能描述:IC ADC 14BIT 2.8MSPS DIFF 10MSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:2 個(gè)單端,單極
LTC1403ACMSE#TRPBF 功能描述:IC ADC 14BIT 2.8MSPS DIFF 10MSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:2 個(gè)單端,單極