參數(shù)資料
型號： LTC2242IUP-10#TRPBF
廠商： Linear Technology
文件頁數(shù)： 11/30頁
文件大?。?/td> 0K
描述： IC ADC 10BIT 250MSPS 64-QFN
標準包裝： 2,000
位數(shù)： 10
采樣率（每秒）： 250M
數(shù)據(jù)接口： 并聯(lián)
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 975mW
電壓電源： 單電源
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 64-WFQFN 裸露焊盤
供應商設(shè)備封裝： 64-QFN（9x9）
包裝： 帶卷 (TR)
輸入數(shù)目和類型： 1 個差分，雙極
LTC2242-10
19
224210fd
applicaTions inForMaTion
Maximum and Minimum Encode Rates
ThemaximumencoderatefortheLTC2242-10is250Msps.
For the ADC to operate properly, the encode signal should
have a 50% (±5%) duty cycle. Each half cycle must have
at least 1.9ns for the ADC internal circuitry to have enough
settling time for proper operation. Achieving a precise
50% duty cycle is easy with differential sinusoidal drive
using a transformer or using symmetric differential logic
such as PECL or LVDS.
An optional clock duty cycle stabilizer circuit can be used if
the input clock has a non 50% duty cycle. This circuit uses
the rising edge of the ENC+ pin to sample the analog input.
The falling edge of ENC+ is ignored and the internal falling
edge is generated by a phase-locked loop. The input clock
duty cycle can vary from 40% to 60% and the clock duty
cycle stabilizer will maintain a constant 50% internal duty
cycle. If the clock is turned off for a long period of time,
the duty cycle stabilizer circuit will require one hundred
clock cycles for the PLL to lock onto the input clock. To
use the clock duty cycle stabilizer, the MODE pin should be
connected to 1/3VDD or 2/3VDD using external resistors.
ThelowerlimitoftheLTC2242-10samplerateisdetermined
by droop of the sample-and-hold circuits. The pipelined
architecture of this ADC relies on storing analog signals on
small valued capacitors. Junction leakage will discharge
thecapacitors.Thespecifiedminimumoperatingfrequency
for the LTC2242-10 is 1Msps.
DIGITAL OUTPUTS
Table 1 shows the relationship between the analog input
voltage, the digital data bits, and the overflow bit.
Figure 11. Transformer Driven ENC+/ENC–
Figure 12a. Single-Ended ENC Drive,
Not Recommended for Low Jitter
Figure 12b. ENC Drive Using LVDS
VDD
LTC2242-10
224210 F11
VDD
ENC–
ENC+
1.5V BIAS
0.1μF
T1
MA/COM
ETC1-1-13
CLOCK
INPUT
100Ω
8.2pF
0.1μF
50Ω
50Ω
4.8k
TO INTERNAL
ADC CIRCUITS
224210 F12a
ENC–
1.5V
VTHRESHOLD = 1.5V
ENC+
0.1μF
LTC2242-10
224210 F12b
ENC–
ENC+
LVDS
CLOCK
100Ω
0.1μF
LTC2242-10
0.1μF
相關(guān)PDF資料
PDF描述
VI-2NN-IX-B1 CONVERTER MOD DC/DC 18.5V 75W
MS27508E10B98S CONN RCPT 6POS BOX MNT W/SCKT
AD7886JP-REEL IC ADC 12BIT SAMPLING HS 28-PLCC
MS3106F20-23P CONN PLUG 2POS STRAIGHT W/PINS
LTC1385IG IC TXRX 3.3V EIA/TIA-562 20-SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC2242IUP-12 制造商:Linear Technology 功能描述:ADC Single Pipelined 250Msps 12-bit Parallel/LVDS 64-Pin QFN EP 制造商:Linear Technology 功能描述:MS-ADC/High Speed, 12-bit, 250Msps ADC
LTC2242IUP-12#PBF 制造商:Linear Technology 功能描述:ADC Single Pipelined 250Msps 12-bit Parallel/LVDS 64-Pin QFN EP 制造商:Linear Technology 功能描述:Single ADC Pipelined 250Msps 12-bit Parallel/LVDS 64-Pin QFN EP 制造商:Linear Technology 功能描述:IC ADC 12BIT 250MSPS 64-QFN 制造商:Linear Technology 功能描述:A/D Converter (A-D) IC 制造商:Linear Technology 功能描述:IC, ADC, 12BIT, 250MSPS, QFN-64, Resolution (Bits):12bit, Sampling Rate:250MSPS, Supply Voltage Type:Single, Supply Voltage Min:2.375V, Supply Voltage Max:2.625V, Supply Current:285mA, Digital IC Case Style:QFN, No. of Pins:64 , RoHS Compliant: Yes 制造商:Linear Technology 功能描述:MS-ADC/High Speed, 12-bit, 250Msps ADC
LTC2242IUP-12#TRPBF 制造商:Linear Technology 功能描述:ADC Single Pipelined 250Msps 12-bit Parallel/LVDS 64-Pin QFN EP T/R 制造商:Linear Technology 功能描述:IC ADC 12BIT 250MSPS 64-QFN
LTC2242UP-10 制造商:LINER 制造商全稱:Linear Technology 功能描述:10-Bit, 250Msps ADC
LTC2242UP-12 制造商:LINER 制造商全稱:Linear Technology 功能描述:12-Bit, 250Msps ADC
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*