RIN (Pins 1, 2): Input Resistor for External Reference
參數(shù)資料
型號: LTC2757BCLX#PBF
廠商: Linear Technology
文件頁數(shù): 19/20頁
文件大小: 0K
描述: IC DAC 18BIT PAR 48LQFP
標準包裝: 250
系列: SoftSpan™
設置時間: 2.1µs
位數(shù): 18
數(shù)據(jù)接口: 并聯(lián)
轉換器數(shù)目: 1
電壓電源: 單電源
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 48-LQFP
供應商設備封裝: 48-LQFP(7x7)
包裝: 托盤
輸出數(shù)目和類型: 2 電流,單極;2 電流,雙極
采樣率(每秒): *
配用: DC1485A-ND - BOARD DAC LTC2757
LTC2757
8
2757f
PIN FUNCTIONS
RIN (Pins 1, 2): Input Resistor for External Reference
Inverting Amplier. Normally tied to the external reference
voltage. Typically 5V; accepts up to ±15V. These pins are
internally shorted together.
S2 (Pin 3): Span I/O Bit 2. Pins S0, S1 and S2 are used
to program and to read back the output range of the DAC.
See Table 2.
GND (Pins 4, 7, 18, 19): Ground. Tie to ground.
IOUT2S, IOUT2F (Pins 5, 6): DAC Output Current Comple-
ment Sense and Force Pins. Tie to ground via a clean,
low-impedance path. These pins may also be used with
a precision ground buffer amp as a Kelvin sensing pair
(see the Typical Applications section).
D17-D9 (Pins 8-16): DAC Input/Output Data Bits. These
I/O pins set and read back the DAC code. D17 (Pin 8) is
the MSB.
VDD (Pin 17): Positive Supply Input. 2.7V ≤ VDD ≤ 5.5V.
Requires a 0.1μF bypass capacitor to GND.
CLR (Pin 20): Asynchronous Clear Input. When CLR is
asserted low, the DAC output resets to VOUT = 0V. The
LTC2757 selects the appropriate reset code according to
the active output range—zero-scale for 0V to 5V and 0V
to 10V spans, half scale for ±2.5V, ±5V and ±10V spans,
or quarter scale for –2.5V to 7.5V span.
M-SPAN (Pin 21): Manual Span Control Input. M-SPAN
can be pin-strapped to congure the LTC2757 for opera-
tion in a single, xed output range.
To congure the part for single-span use, tie M-SPAN
directly to VDD. The output range is then set via hardware
pin strapping; and the Span I/O port ignores Write, Update
and Read commands.
If M-SPAN is instead connected to ground (SoftSpan
conguration), the output ranges are set and veried by
using Write, Update and Read operations. See
Manual
Span Conguration in the Operation section. M-SPAN
must be connected either directly to GND (for SoftSpan
operation) or VDD (for single-span operation).
DNC (Pins 22, 32): Do Not Connect.
D8-D0 (Pins 23-31): DAC Input/Output Data Bits. These
I/O pins set and read back the DAC code. D0 is the LSB.
D/S (Pin 33): Data/Span Select Input. This pin is used to
select activation of the Data (D/S = 0) or Span (D/S = 1)
Input I/O pins (D0 to D17 or S0 to S2, respectively),
along with their respective dedicated registers, for Write
or Read operations. Update operations are unaffected by
D/S, since all updates affect both Data and Span registers.
For single-span operation, tie D/S to GND.
READ (Pin 34): Read Input. When READ is asserted high,
the Data I/O pins (D0-D17) or Span I/O pins (S0-S2) out-
put the contents of a selected Input or DAC register (see
Table 1). Data/Span ports are selected for readback with
the D/S pin; the Input/DAC registers within those ports
are selected for readback with the UPD pin. The readback
function of the Span I/O pins is disabled when M-SPAN
is tied to VDD.
UPD (Pin 35): Update/Register Select Input.
READ = low: Update function. When UPD is asserted
high, the contents of the Input registers are copied into
their respective DAC registers. The output of the DAC is
updated, reecting the new DAC register values.
READ = high: Register selector function. The Update func-
tion is disabled and the UPD pin functions as a register
selector. UPD = low selects Input registers for readback,
high selects DAC registers. See
Readback in the Opera-
tion section.
WR (Pin 36): Active-Low Write Input. A Write operation
copies the data present on the Data or Span I/O pins (D0-
D17 or S0-S2, respectively) into the Input register. The
Write function is disabled when READ is high.
S0 (Pin 37): Span I/O Bit 0. Pins S0, S1 and S2 are used
to program and to read back the output range of the DAC.
See Table 2.
S1 (Pin 38): Span I/O Bit 1. Pins S0, S1 and S2 are used
to program and to read back the output range of the DAC.
See Table 2.
相關PDF資料
PDF描述
AD767KPZ IC DAC 12BIT W/AMP 28-PLCC
AD5392BCPZ-5 IC DAC 14BIT 8CHAN 5V 64LFCSP
AD5570BRSZ-REEL7 IC DAC 16BIT SERIAL IN 16SSOP
AD5570BRSZ-REEL IC DAC 16BIT SERIAL IN 16SSOP
AD7538AQ IC DAC 14BIT W/BUFF 24-CDIP
相關代理商/技術參數(shù)
參數(shù)描述
LTC2757BILX#PBF 功能描述:IC DAC 18BIT PAR 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:SoftSpan™ 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 設置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉換器數(shù)目:2 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應商設備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓,單極 采樣率(每秒):* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF)
LTC2757BILX#PBF-ES 制造商:Linear Technology 功能描述:18-BIT PARALLEL IOUT DAC WITH
LTC2758ACLX#PBF 功能描述:IC DAC 18BIT SPI/SRL 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:SoftSpan™ 標準包裝:1 系列:- 設置時間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行,SPI? 轉換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應商設備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND
LTC2758AILX#PBF 功能描述:IC DAC 18BIT SPI/SRL 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:SoftSpan™ 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1,000 系列:- 設置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉換器數(shù)目:8 電壓電源:雙 ± 功率耗散(最大):941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應商設備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓,單極 采樣率(每秒):*
LTC2758BCLX#PBF 功能描述:IC DAC 18BIT SPI/SRL 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:SoftSpan™ 標準包裝:1 系列:- 設置時間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行,SPI? 轉換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應商設備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND