- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8575 > LTC2757BCLX#PBF (Linear Technology)IC DAC 18BIT PAR 48LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | LTC2757BCLX#PBF |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 4/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 18BIT PAR 48LQFP |
| 標(biāo)準(zhǔn)包裝： | 250 |
| 系列： | SoftSpan™ |
| 設(shè)置時(shí)間： | 2.1µs |
| 位數(shù)： | 18 |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 單電源 |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應(yīng)商設(shè)備封裝： | 48-LQFP（7x7） |
| 包裝： | 托盤 |
| 輸出數(shù)目和類型： | 2 電流，單極；2 電流，雙極 |
| 采樣率（每秒）： | * |
| 配用： | DC1485A-ND - BOARD DAC LTC2757 |
LTC2757
12
2757f
Figure 1. Conguring the LTC2757 for
Single-Span Operation (±10V Range)
OPERATION
The most common readback task is to check the contents
of an Input register after writing to it, and before updating
the new data to the DAC register. To do this, hold UPD low
and assert READ high. The contents of the selected port’s
Input register are output to its I/O pins.
To read back the contents of a DAC register, hold UPD low
and assert READ high, then bring UPD high to select the
DAC register. The contents of the selected DAC register are
output by the selected port’s I/O pins. Note: if no update is
desired after the readback operation, UPD must be returned
low before bringing READ low, otherwise the UPD pin will
revert to its primary function and update the DAC.
Table 2. Span Codes
S2
S1
S0
SPAN
0
Unipolar 0V to 5V
0
1
Unipolar 0V to 10V
0
1
0
Bipolar –5V to 5V
0
1
Bipolar –10V to 10V
1
0
Bipolar –2.5V to 2.5V
1
0
1
Bipolar –2.5V to 7.5V
Codes not shown are reserved and should not be used.
Readback
The contents of any one of the four interface registers can
be read back from the I/O ports by using the READ pin in
conjunction with the D/S and UPD pins.
The I/O pins and registers are grouped into two ports—Data
and Span. The Data I/O port consists of pins D0-D17, and
the Span I/O port consists of pins S0, S1 and S2.
Each I/O port has one dedicated Input register and one
dedicated DAC register. The register structure is shown
in the Block Diagram.
A Readback operation is initiated by asserting READ to
logic high after selecting the desired I/O port.
Select the I/O port (Data or Span) to be read back with
the D/S pin. The selected I/O port’s pins become logic
outputs during readback, while the unselected I/O port’s
pins remain high-impedance digital inputs.
With the I/O port selected, assert READ high and select
the desired Input or DAC register using the UPD pin. Note
that UPD is a two function pin—the Update function is only
available when READ is low. If READ is high, the Update
function is disabled and the UPD pin instead functions
as a register selector, selecting an Input or DAC register
for readback. Table 1 shows the readback functions for
the LTC2757.
Table 1. Write, Update and Read Functions
READ D/S
WR UPD
SPAN I/O
DATA I/O
0
-
Write to Input Register
0
1
-
Write/Update
(Transparent)
00
1
0
-
0
1
Update DAC Register
0
1
0
Write to Input Register
-
0
1
0
1
Write/Update
(Transparent)
-
01
1
0
-
0
1
Update DAC register
Update DAC Register
1
0
X
0
-
Read Input Register
1
0
X
1
-
Read DAC Register
1
X
0
Read Input Register
-
1
X
1
Read DAC Register
-
X = Don’t Care
LTC2757
M-SPAN
S2
S1
S0
D/S
VDD
2757 F01
WR UPD READ
DATA I/O
18
VDD
System Offset and Gain Adjustments
Many systems require compensation for overall system
offset. This may be an order of magnitude or more greater
than the offset of the LTC2757, which is so low as to be
dominated by external output amplier errors even when
using the most precise op amps.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD767KPZ | IC DAC 12BIT W/AMP 28-PLCC |
| AD5392BCPZ-5 | IC DAC 14BIT 8CHAN 5V 64LFCSP |
| AD5570BRSZ-REEL7 | IC DAC 16BIT SERIAL IN 16SSOP |
| AD5570BRSZ-REEL | IC DAC 16BIT SERIAL IN 16SSOP |
| AD7538AQ | IC DAC 14BIT W/BUFF 24-CDIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC2757BILX#PBF | 功能描述:IC DAC 18BIT PAR 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:SoftSpan™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時(shí)間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
| LTC2757BILX#PBF-ES | 制造商:Linear Technology 功能描述:18-BIT PARALLEL IOUT DAC WITH |
| LTC2758ACLX#PBF | 功能描述:IC DAC 18BIT SPI/SRL 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:SoftSpan™ 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
| LTC2758AILX#PBF | 功能描述:IC DAC 18BIT SPI/SRL 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:SoftSpan™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| LTC2758BCLX#PBF | 功能描述:IC DAC 18BIT SPI/SRL 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:SoftSpan™ 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。