- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8575 > LTC2757BCLX#PBF (Linear Technology)IC DAC 18BIT PAR 48LQFP PDF資料下載
參數(shù)資料
| 型號： | LTC2757BCLX#PBF |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 3/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 18BIT PAR 48LQFP |
| 標(biāo)準(zhǔn)包裝： | 250 |
| 系列： | SoftSpan™ |
| 設(shè)置時間： | 2.1µs |
| 位數(shù)： | 18 |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 單電源 |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應(yīng)商設(shè)備封裝： | 48-LQFP（7x7） |
| 包裝： | 托盤 |
| 輸出數(shù)目和類型： | 2 電流，單極；2 電流，雙極 |
| 采樣率（每秒）： | * |
| 配用： | DC1485A-ND - BOARD DAC LTC2757 |
LTC2757
11
2757f
OPERATION
To make both registers transparent for owthrough
mode, tie WR low and UPD high. However, this defeats
the deglitcher operation and output glitch impulse may
increase. The deglitcher is activated on the rising edge
of the UPD pin.
The interface also allows the use of the Input and DAC
registers in a master-slave, or edge-triggered, congura-
tion. This mode of operation occurs when WR and UPD
are tied together and driven by a single clock signal. The
data bits are loaded into the Input register on the falling
edge of the clock and then loaded into the DAC register
on the rising edge.
It is possible to control both ports on one 18-bit wide
data bus by allowing Span pins S2 to S0 to share bus
lines with the Data LSBs (D2 to D0). No Write or Read
operation acts on both span and data, so there cannot be
a signal conict.
The asynchronous clear pin (CLR) resets the LTC2757
to 0V (zero-, half- or quarter-scale code) in any output
range. CLR resets both the Input and DAC data registers,
but leaves the Span registers unchanged.
The device also has a power-on reset that initializes the DAC
to VOUT = 0V in any output range. The DAC powers up in
the 0V to 5V range at zero-scale if the part is in SoftSpan
conguration. For manual span (M-SPAN tied to VDD; see
Manual Span Conguration), the DACs power-up in the
manually-chosen range at the appropriate code.
Manual Span Conguration
Multiple output ranges are not needed in some applica-
tions. To congure the LTC2757 for single-span opera-
tion, tie the M-SPAN pin to VDD and the D/S pin to GND.
The desired output range is programmed by tying S0,
S1 and S2 to GND or VDD (see Figure 1 and Table 2). In
this conguration, no range-setting software routine is
needed; the part will initialize to the chosen output range
at power-up, with VOUT = 0V.
When congured for manual span operation, Span port
readback is disabled.
Output Ranges
The LTC2757 is a current-output, parallel-input precision
multiplying DAC offering ±1LSB INL and DNL over six
software-selectable output ranges. Ranges can either
be programmed in software for maximum exibility or
hardwired through pin-strapping. Two unipolar ranges
are available (0V to 5V and 0V to 10V), and four bipolar
ranges (±2.5V, ±5V, ±10V and –2.5V to 7.5V). These ranges
are obtained when an external precision 5V reference is
used. The output ranges for other reference voltages
are easy to calculate by observing that each range is a
multiple of the external reference voltage. The ranges can
then be expressed: 0 to 1
×, 0 to 2×, ±0.5×, ±1×, ±2×, and
–0.5
× to 1.5×.
Digital Section
The LTC2757 has four internal interface registers (see
Block Diagram). Two of these—one Input and one DAC
register—are dedicated to the Data I/O port, and two
to the Span I/O port. Each port is thus double buffered.
Double buffering provides the capability to simultaneously
update the Span and Code registers, which allows smooth
voltage transitions when changing output ranges. It also
permits the simultaneous updating of multiple DACs or
other parts on the data bus.
Write and Update Operations
Load the data input register directly from an 18-bit bus
by holding the D/S pin low and then pulsing the WR pin
low (Write operation).
Load the Span Input register by holding the D/S pin high
and then pulsing the WR pin low (Write operation). The
Span and Data register structures are the same except for
the number of parallel bits—the Span registers have three
bits, while the Data registers have 18 bits.
The DAC registers are loaded by pulsing the UPD pin
high (Update operation), which copies the data held in
the Input registers of both ports into the DAC registers.
Note that Update operations always include both Data
and Span registers; but the DAC register values will not
change unless the Input register values have previously
been changed by a Write operation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD767KPZ | IC DAC 12BIT W/AMP 28-PLCC |
| AD5392BCPZ-5 | IC DAC 14BIT 8CHAN 5V 64LFCSP |
| AD5570BRSZ-REEL7 | IC DAC 16BIT SERIAL IN 16SSOP |
| AD5570BRSZ-REEL | IC DAC 16BIT SERIAL IN 16SSOP |
| AD7538AQ | IC DAC 14BIT W/BUFF 24-CDIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC2757BILX#PBF | 功能描述:IC DAC 18BIT PAR 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:SoftSpan™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
| LTC2757BILX#PBF-ES | 制造商:Linear Technology 功能描述:18-BIT PARALLEL IOUT DAC WITH |
| LTC2758ACLX#PBF | 功能描述:IC DAC 18BIT SPI/SRL 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:SoftSpan™ 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
| LTC2758AILX#PBF | 功能描述:IC DAC 18BIT SPI/SRL 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:SoftSpan™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| LTC2758BCLX#PBF | 功能描述:IC DAC 18BIT SPI/SRL 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:SoftSpan™ 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。