- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄5923 > LTC6410IUD-6#TRPBF (Linear Technology)IC AMP DIFF IF 16-QFN PDF資料下載
參數(shù)資料
| 型號(hào)： | LTC6410IUD-6#TRPBF |
| 廠商： | Linear Technology |
| 文件頁(yè)數(shù)： | 3/16頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC AMP DIFF IF 16-QFN |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 放大器類型： | 差分 |
| 電路數(shù)： | 1 |
| 輸出類型： | 差分 |
| 轉(zhuǎn)換速率： | 1500 V/µs |
| -3db帶寬： | 1.4GHz |
| 電壓 - 輸入偏移： | 400µV |
| 電流 - 電源： | 125mA |
| 電流 - 輸出 / 通道： | 42mA |
| 電壓 - 電源，單路/雙路(±)： | 2.8 V ~ 5.5 V，±1.4 V ~ 2.75 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-WFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 16-QFN-EP（3x3） |
| 包裝： | 帶卷 (TR) |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
LTC6410-6
11
64106fa
APPLICATIONS INFORMATION
Introduction
The LTC6410-6 is a low noise differential high speed
amplier. By default, the LTC6410-6 has 6dB voltage gain
and is designed to operate with 50Ω differential input and
output impedances. By changing (REXT), alternative con-
gurations provide input resistances of up to 400Ω, with
correspondingly lower noise gure and higher power gain.
The Block Diagram shows the basic circuit along with key
external components while Table 1 provides conguration
information. If the input is AC-coupled, the VBIAS pin sets
the input common mode voltage and therefore the output
common mode voltage.
Input Impedance
LTC6410-6 has been designed with very exible input
termination circuitry. By default, with the termination pins
connected directly to the inputs, the input impedance is
58Ω, see the Block Diagram. Internally, there is 110Ω
between each input and the opposite output (RT). Divid-
ing the resistor by the internal noise gain of 2.7 + 1 = 3.7,
29.5Ω input impedance is created (59Ω differential ). In
parallel with the 2k common mode resistance, a total of
58Ω differential input impedance is achieved. This method
of termination is used to provide lower noise gure through
the use of feedback which reduces the effective noise of
the termination resistor. By adding additional resistance in
series with the termination pins, higher input impedances
can be obtained (see Table 1). The optimum impedance
for minimizing the noise gure of the LTC6410-6 is close
to 400Ω. Because the amplier is inherently a voltage
amplier, the difference between the impedance at the
input and the output adds additional power gain as can
be seen in Table 1. These higher impedance levels can be
useful in interfacing with active mixers which can have
output impedance of 400Ω and beyond.
Input and Output Common Mode Bias
The LTC6410-6 is internally self-biased through the VBIAS
pin (see the Block Diagram). Therefore the LTC6410-6
can be AC-coupled with no external biasing circuitry. The
output will have approximately the same common mode
voltage as the input.
In the case of a DC-coupled input connection, the input
DC common mode voltage will also set the output com-
mon mode voltage. Note that a voltage divider is formed
between the VBIAS buffer output and the DC input source
impedance.
The VBIAS pin has an internal voltage divider which will
self bias to approximately 1.4V on a 3V supply (0.47
VSUPPLY). An external capacitor of 0.1μF to ground is
recommended to bypass the pin. The resistance of the pin
is 3k. See Distortion vs Common Mode graph.
For increased common mode accuracy, the +TERM and
–TERM pins can be AC-coupled to the inputs with capaci-
tors (CEXT). This coupling prevents the feedback from the
termination resistance from creating additional DC com-
mon mode voltage error. The GCM and VOSCM of the DC
Electrical Characteristics table reect the less accurate
DC-coupled scenario.
The termination inputs are part of a high speed feedback
loop. The physical length of the termination loop (REXT
and CEXT) must be minimized to maintain stability and
minimize gain peaking.
Gain
Internally, the LTC6410-6 has a voltage gain of 2.7V/V.
The default source and load resistances in most of the
data sheet are assumed to be 50Ω differential. Due to the
input and output resistance of the LTC6410-6 being 58Ω
and 22Ω respectively, the overall voltage gain in a 50Ω
system is 6dB (2V/V). Other source and load resistances
will produce different gains due to the resistive dividers.
Figure 1 is a system diagram for calculating gain.
Figure 1
RIN
64106 F01
RS
RLOAD
LTC6410-6
ROUT
22Ω
VS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSW-136-08-G-D | CONN HEADER 72POS .100" DL GOLD |
| DCM-6 | FUSE 6A 600V FST MIDGET UL CSA |
| AD8208WBRMZ | IC AMP DIFF PREC 8MSOP |
| TSW-122-08-S-D-RA | CONN HEADER 44POS .100 DL R/A AU |
| TSW-132-08-G-D-RA | CONN HEADER 64POS .100 DL R/A AU |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC6411 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:2.7GHz, 5V, Low Noise,Rail-to-Rail Input Differential Amplifier/Driver |
| LTC6412 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Dual 14-Bit 250Msps |
| LTC6412CUF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:800MHz, 31dB Range Analog-Controlled VGA |
| LTC6412CUF#PBF | 功能描述:IC VGA ANLG-CNTRL 31DB 24-QFN RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:50 系列:- 放大器類型:J-FET 電路數(shù):2 輸出類型:- 轉(zhuǎn)換速率:3.5 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:30pA 電壓 - 輸入偏移:2000µV 電流 - 電源:200µA 電流 - 輸出 / 通道:- 電壓 - 電源，單路/雙路(±):7 V ~ 36 V，±3.5 V ~ 18 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:8-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:8-PDIP 包裝:管件 |
| LTC6412CUF#TRPBF | 功能描述:IC VGA ANLG-CNTRL 31DB 24-QFN RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:50 系列:- 放大器類型:J-FET 電路數(shù):2 輸出類型:- 轉(zhuǎn)換速率:3.5 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:30pA 電壓 - 輸入偏移:2000µV 電流 - 電源:200µA 電流 - 輸出 / 通道:- 電壓 - 電源，單路/雙路(±):7 V ~ 36 V，±3.5 V ~ 18 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:8-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:8-PDIP 包裝:管件 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。