參數(shù)資料
型號: LUCL8576BP-DT
英文描述: Dual Ringing SLIC
中文描述: 雙振鈴用戶接口
文件頁數(shù): 19/26頁
文件大?。?/td> 583K
代理商: LUCL8576BP-DT
Agere Systems Inc.
19
Data Sheet
May 2001
L8576B Dual Ringing SLIC
Applications
(continued)
Power Ringing
(continued)
Power Ringing Load
Telcordia GR-909 specifies that a minimum 40 Vrms
must be delivered to a 5 REN ringing load of 1386
+
40
μ
F. For 5 REN load, it is recommended that V
BAT
be
set to –68.5 Vdc. During the power ring state, the dc
current limit is automatically boosted by a factor of 3.5
over the current limit set by resistor R
PROG
. Both of
these factors are necessary to ensure delivery of
40 Vrms to the North American 5 REN ringing load of
1386
+ 40
μ
F.
Ring Trip
Ring trip is accomplished by filtering the voltage seen
at node DC
OUT
and applying it to the integrated ring trip
comparator. DC
OUT
is a voltage proportional to the tip/
ring current, and under short dc loop conditions, on-
hook ringing current and off-hook current provide suffi-
cient voltage differential at DC
OUT
to distinguish that a
ring trip condition has occurred. The ring trip compara-
tor threshold is set via a resistor between the ring trip
comparator and DC
OUT
.
The output of NSTAT is automatically set to detect ring
trip during the balanced ring mode. During quiet inter-
vals of ringing, the output of NSTAT is automatically
determined by the loop closure detector.
Refer to Figure 2 for the following discussion.
Capacitor C
RT
in conjunction with resistor R
TFLT
form a
single-pole, low-pass filter that smooths the voltage
seen at DC
OUT
. The pole of the filter will influence both
the ripple seen at DC
OUT
and the speed of the transi-
tion of the voltage at DC
OUT
from the pretrip to the
tripped level.
To determine the low-pass pole:
f(Hz) =
Using the recommended 383 k
R
TFLT
resistor and
the 0.1 μF C
RT
capacitor, the low-pass pole is set at
4.15 Hz.
The loop current at ring trip is given by:
I
LOOP(TRIP)
= 7.76 mA
Using the recommended 52.3 k
R
TTH
resistor and the
7.5 k
R
GX2
resistor in a 20 Hz ringing application, the
ring trip threshold current is set for 54 mA.
Reference Design for ISDN TA Applications
For a complete reference design, please refer to the
POTS for ISDN, WLL, and FITL/FITH Applications,
Featuring Ringing SLIC Solutions
Application Note,
which provides a detailed discussion of the reference
design functionality. The design presented utilizes a dc
to dc converter and requires only a +5 V and a +12 V
supply to operate. The schematic in Figure 2 of this
document portrays the SLIC and codec portions of that
design.
ac Design
There are four key ac design parameters.
Termination
impedance
is the impedance looking into the 2-wire
port of the line card. It is set to match the impedance of
the telephone loop in order to minimize signal reflec-
tions back to the telephone set.
Transmit gain
is mea-
sured from the 2-wire port to the PCM highway, while
receive gain
is measured from the PCM highway to
the 2-wire port or telephone loop. Finally, the
hybrid
balance
circuit cancels the unwanted amount of the
received signal that appears at the transmit port.
2
π
R
TFLT
(
)
C
RT
(
)
----------------------------------------------
R
GX2
--------------
相關PDF資料
PDF描述
LUCL9214AAJ-D GT 19C 19#12 PIN RECP
LUCL9214AAJ-DT Circular Connector; MIL SPEC:MIL-C-5015; Body Material:Metal; Series:GT; No. of Contacts:2; Connector Shell Size:24; Connecting Termination:Solder; Circular Shell Style:Square Flange Receptacle; Body Style:Straight
LUCL9214GAJ-D Low-Cost Ringing SLIC
LUCL9214GAJ-DT Low-Cost Ringing SLIC
LUCL9214GAU-D Low-Cost Ringing SLIC
相關代理商/技術參數(shù)
參數(shù)描述
LUCL9214AA-DT 制造商:AGERE 制造商全稱:AGERE 功能描述:Low-Cost Ringing SLIC
LUCL9214AAJ-D 制造商:AGERE 制造商全稱:AGERE 功能描述:Low-Cost Ringing SLIC
LUCL9214AAJ-DT 制造商:AGERE 制造商全稱:AGERE 功能描述:Low-Cost Ringing SLIC
LUCL9214AAU-D 制造商:AGERE 制造商全稱:AGERE 功能描述:Low-Cost Ringing SLIC
LUCL9214ARG-D 制造商:AGERE 制造商全稱:AGERE 功能描述:Low-Cost Ringing SLIC