Semiconductor Components Industries, LLC, 2005
March, 2005 Rev. 2
1
Publication Order Number:
MC74LVX259/D
MC74LVX259
8Bit Addressable
Latch/1of8 Decoder
CMOS Logic Level Shifter
with LSTTLCompatible Inputs
The MC74LVX259 is an 8bit Addressable Latch fabricated with
silicon gate CMOS technology.
The internal circuit is composed of three stages, including a buffer
output which provides high noise immunity and stable output.
The LVX259 is designed for general purpose storage applications in
digital systems. The device has four modes of operation as shown in
the mode selection table. In the addressable latch mode, the data on
Data In is written into the addressed latch. The addressed latch follows
the data input with all nonaddressed latches remaining in their
previous states. In the memory mode, all latches remain in their
previous state and are unaffected by the Data or Address inputs. In the
oneofeight decoding or demultiplexing mode, the addressed output
follows the state of Data In with all other outputs in the LOW state. In
the Reset mode, all outputs are LOW and unaffected by the address
and data inputs. When operating the LVX259 as an addressable latch,
changing more than one bit of the address could impose a transient
wrong address. Therefore, this should only be done while in the
memory mode.
The MC74LVX259 input structure provides protection when
voltages up to 7.0 V are applied, regardless of the supply voltage. This
allows the MC74LVX259 to be used to interface 5.0 V circuits to 3.0 V
circuits.
Features
High Speed: t
PD
= 7.0 ns (Typ) at V
CC
= 3.3 V
Low Power Dissipation: I
CC
= 2 A (Max) at T
A
= 25
°
C
High Noise Immunity: V
NIH
= V
NIL
= 28% V
CC
CMOSCompatible Outputs: V
OH
> 0.8 V
CC
; V
OL
< 0.1 V
CC
@Load
Power Down Protection Provided on Inputs and Outputs
Balanced Propagation Delays
Pin and Function Compatible with Other Standard Logic Families
Latchup Performance Exceeds 300 mA
ESD Performance:
Human Body Model > 2000 V;
Machine Model > 200 V
PbFree Packages are Available*
*For additional information on our PbFree strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
http://onsemi.com
MARKING
DIAGRAMS
A
WL or L
Y
WW or W
=
=
=
=
Assembly Location
Wafer Lot
Year
Work Week
TSSOP16
DT SUFFIX
CASE 948F
SOEIAJ16
M SUFFIX
CASE 966
SOIC16
D SUFFIX
CASE 751B
See detailed ordering and shipping information in the package
dimensions section on page 7 of this data sheet.
ORDERING INFORMATION
LVX259
AWLYWW
LVX
259
ALYW
LVX259
ALYW
1
16
1
16
1
16