參數(shù)資料
型號(hào): LXT381
廠商: Intel Corp.
英文描述: Octal E1 Line Interface Unit
中文描述: 八進(jìn)制E1線路接口裝置
文件頁數(shù): 23/36頁
文件大小: 218K
代理商: LXT381
Octal E1 Line Interface
LXT381
Datasheet
23
63
RNEG5
O
RNEG5
64
N/A
-
HIZB5
HIZB5 controls the RPOS5, RNEG5 and RCLK5 pins. Setting HIZB5 to
1
enables output on the pins. Setting HIZB5 to
0
tristates the pins.
65
LOS5
O
LOS5
66
TCLK4
I
TCLK4
67
TPOS4
I
TPOS4
68
TNEG4
I
TNEG4
69
RCLK4
O
RCLK4
70
RPOS4
O
RPOS4
71
RNEG4
O
RNEG4
72
N/A
-
HIZB4
HIZB4 controls the RPOS4, RNEG4 and RCLK4 pins. Setting HIZB4 to
1
enables output on the pins. Setting HIZB4 to
0
tristates the pins.
73
LOS4
O
LOS4
74
OE
I
OE
75
RPOL
I
RPOL
76
LOS7
O
LOS7
77
RNEG7
O
RNEG7
78
RPOS7
O
RPOS7
79
N/A
-
HIZB7
HIZB7 controls the RPOS7, RNEG7 and RCLK7 pins. Setting HIZB7 to
1
enables output on the pins. Setting HIZB7 to
0
tristates the pins.
80
RCLK7
O
RCLK7
81
TNEG7
I
TNEG7
82
TPOS7
I
TPOS7
83
TCLK7
I
TCLK7
84
LOS6
O
LOS6
85
RNEG6
O
RNEG6
86
RPOS6
O
RPOS6
87
N/A
-
HIZB6
HIZB6 controls the RPOS6, RNEG6 and RCLK6 pins. Setting HIZB6 to
1
enables output on the pins. Setting HIZB6 to
0
tristates the pins.
88
RCLK6
O
RCLK6
89
TNEG6
I
TNEG6
90
TPOS6
I
TPOS6
91
TCLK6
I
TCLK6
92
-
-
RESERVED10
93
-
-
RESERVED11
94
-
-
RESERVED12
95
-
-
RESERVED13
Table 4. Boundary Scan Register (BSR) (Continued)
Bit #
Pin
Signal
I/O
Type
Bit
Symbol
Comments
相關(guān)PDF資料
PDF描述
LXT386 QUAD T1/E1/J1 Transceiver
LXT400 All Rate Extended Range Switched 56/DDS Transceiver
LXT441 Switched 56/DDS Integrated DSU/CSU
LXT6155 155 Mbps SDH/SONET/ATM Transceiver
LXT6234 E-Rate Multiplexer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LXT381BE 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Octal E1 Line Interface Unit
LXT381LE 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Octal E1 Line Interface Unit
LXT384/LXT386/LXT388 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LXT384/LXT386/LXT388 - LXT384/6/8 Twisted Pair Interface Without Component Changes
LXT384BE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecomm/Datacomm
LXT384LE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecomm/Datacomm