參數(shù)資料
型號: LXT381
廠商: Intel Corp.
英文描述: Octal E1 Line Interface Unit
中文描述: 八進制E1線路接口裝置
文件頁數(shù): 30/36頁
文件大?。?/td> 218K
代理商: LXT381
LXT381
Octal E1 Line Interface
30
Datasheet
Table 13. Analog Test Port Characteristics
Parameter
Sym
Min.
Typ.
Max.
Unit
Test Condition
3 dB Bandwidth
at13db
-
5
-
MHz
Input voltage range
at1iv
0
-
VCC0
VCC1
V
Output voltage range
at2ov
0
-
VCC0
VCC1
V
Table 14. Transmit Timing Characteristics
Parameter
Sym
Min.
Typ.
Max.
Unit
Test Condition
Output pulse width
T
W
219
244
269
ns
Transmit clock frequency
T
CLK
-
2.048
-
MHz
Transmit clock tolerance
T
CLKT
-50
-
+50
ppm
Transmit clock duty cycle
t
DC
10
-
90
%
NRZ mode
TPOS/TNEG pulse width (RZ mode)
t
MPW
236
-
252
ns
RZ mode (TCLK = H for
>16 clock cycles)
TPOS/TNEG to TCLK setup time
T
SUT
20
-
-
ns
TCLK to TPOS/TNEG hold time
T
HT
20
-
-
ns
Delay time OE Low to driver Hi-Z
T
OEZ
-
-
1
μ
S
Delay time TCLK Low to driver Hi-Z
T
TZ
8
-
15
μ
S
Figure 9. Transmit Clock Timing
Table 15. Receive Timing Characteristics
Parameter
Sym
Min.
Typ.
Max.
Unit
Test Condition
Rise/fall time
1
Tr
20
-
-
ns
@ CL=15 pF
RPOS/RNEG pulse width
Tpwl
200
244
300
ns
Receiver throughput delay
Trxd
-
85
-
ns
Delay time between RPOS/RNEG and RCLK
-
-
-
5
ns
1. For all digital outputs.
TCLK
TPOS
TNEG
t
SUT
t
HT
相關(guān)PDF資料
PDF描述
LXT386 QUAD T1/E1/J1 Transceiver
LXT400 All Rate Extended Range Switched 56/DDS Transceiver
LXT441 Switched 56/DDS Integrated DSU/CSU
LXT6155 155 Mbps SDH/SONET/ATM Transceiver
LXT6234 E-Rate Multiplexer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LXT381BE 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Octal E1 Line Interface Unit
LXT381LE 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Octal E1 Line Interface Unit
LXT384/LXT386/LXT388 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LXT384/LXT386/LXT388 - LXT384/6/8 Twisted Pair Interface Without Component Changes
LXT384BE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecomm/Datacomm
LXT384LE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecomm/Datacomm