M25PE80
30/43
POWER-UP AND POWER-DOWN
At Power-up and Power-down, the device must
not be selected (that is Chip Select (S) must follow
the voltage applied on V
CC
) until V
CC
reaches the
correct value:
–
V
CC
(min) at Power-up, and then for a further
delay of t
VSL
–
V
SS
at Power-down
Usually a simple pull-up resistor on Chip Select (S)
can be used to ensure safe and proper Power-up
and Power-down.
To avoid data corruption and inadvertent write op-
erations during power-up, a Power On Reset
(POR) circuit is included. The logic inside the de-
vice is held reset while V
CC
is less than the Power
On Reset (POR) threshold voltage, V
WI
– all oper-
ations are disabled, and the device does not re-
spond to any instruction.
Moreover, the device ignores all Write Enable
(WREN), Page Write (PW), Page Program (PP),
Page Erase (PE), Sector Erase (SE), Bulk Erase
(BE) and Write to Lock Register (WRLR) instruc-
tions until a time delay of t
PUW
has elapsed after
the moment that V
CC
rises above the V
WI
thresh-
old. However, the correct operation of the device
is not guaranteed if, by this time, V
CC
is still below
V
CC
(min). No Write, Program or Erase instructions
should be sent until the later of:
–
t
PUW
after V
CC
passed the V
WI
threshold
–
t
VSL
after V
CC
passed the V
CC
(min) level
These values are specified in
Table 10.
.
If the delay, t
VSL
, has elapsed, after V
CC
has risen
above V
CC
(min), the device can be selected for
READ instructions even if the t
PUW
delay is not yet
fully elapsed.
As an extra protection, the Reset (Reset) signal
could be driven Low for the whole duration of the
Power-up and Power-down phases.
At Power-up, the device is in the following state:
–
The device is in the Standby mode (not the
Deep Power-down mode).
–
The Write Enable Latch (WEL) bit is reset.
Normal precautions must be taken for supply rail
decoupling, to stabilize the V
CC
supply. Each de-
vice in a system should have the V
CC
rail decou-
pled by a suitable capacitor close to the package
pins. (Generally, this capacitor is of the order of
0.1μF).
At Power-down, when V
CC
drops from the operat-
ing voltage, to below the Power On Reset (POR)
threshold voltage, V
WI
, all operations are disabled
and the device does not respond to any instruc-
tion. (The designer needs to be aware that if a
Power-down occurs while a Write, Program or
Erase cycle is in progress, some data corruption
can result.)
Figure 23. Power-up Timing
VCC
AI04009C
VCC(min)
VWI
Reset State
of the
Device
Chip Selection Not Allowed
Program, Erase and Write Commands are Rejected by the Device
tVSL
tPUW
time
Read Access allowed
Device fully
accessible
VCC(max)