- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45024 > M30845FJGP 32-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP144 PDF資料下載
參數(shù)資料
| 型號(hào)： | M30845FJGP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP144 |
| 封裝： | 20 X 20 MM, 0.50 MM PITCH, PLASTIC, LQFP-144 |
| 文件頁數(shù)： | 55/91頁 |
| 文件大小： | 903K |
| 代理商： | M30845FJGP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁當(dāng)前第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁
58
38C2 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
PRELIMINAR
Y
Notice:
This
is not
a final
specification.
Som
e parametric
limits
are
subject
to
change.
Outline Performance (CPU Rewrite Mode)
CPU rewrite mode is usable in the single-chip or Boot mode. The
only User ROM area can be rewritten.
In CPU rewrite mode, the CPU erases, programs and reads the in-
ternal flash memory as instructed by software commands. This
rewrite control program must be transferred to internal RAM area
before it can be executed.
The MCU enters CPU rewrite mode by applying 4.5 V to 5.5 V to
the CNVSS pin and setting “1” to the CPU rewrite mode select bit
(bit 1 of address 0FFE16). Then, software commands can be ac-
cepted.
Use software commands to control program and erase operations.
Whether a program or erase operation has terminated normally or
in error can be verified by reading the status register.
Figure 62 shows the flash memory control register.
Bit 0 of the flash memory control register is the RY/BY status flag
used exclusively to read the operating status of the flash memory.
During programming and erase operations, it is “0” (busy). Other-
wise, it is “1” (ready).
Bit 1 of the flash memory control register is the CPU rewrite mode
select bit. When this bit is set to “1”, the MCU enters CPU rewrite
mode. And then, software commands can be accepted. In CPU re-
write mode, the CPU becomes unable to access the internal flash
memory directly. Therefore, use the control program in the internal
RAM for write to bit 1. To set this bit 1 to “1”, it is necessary to
write “0” and then write “1” in succession to bit 1. The bit can be
set to “0” by only writing “0”.
Bit 2 of the flash memory control register is the CPU rewrite mode
entry flag. This flag indicates “1” in CPU rewrite mode, so that
reading this flag can check whether CPU rewrite mode has been
entered or not.
Bit 3 of the flash memory control register is the flash memory reset
bit used to reset the control circuit of internal flash memory. This
bit is used when exiting CPU rewrite mode and when flash
memory access has failed. When the CPU rewrite mode select bit
is “1”, setting “1” for this bit resets the control circuit. To release
the reset, it is necessary to set this bit to “0”.
Bit 4 of the flash memory control register is the User area/Boot
area select bit. When this bit is set to “1”, Boot ROM area is ac-
cessed, and CPU rewrite mode in Boot ROM area is available. In
Boot mode, this bit is set to “1” automatically. Programming of this
bit must be executed on program of the internal RAM.
Figure 63 shows a flowchart for setting/releasing CPU rewrite
mode.
Fig. 62 Structure of flash memory control register
Flash memory control register (address 0FFE16)
FMCR
RY/BY status flag
0: Busy (being written or erased)
1: Ready
CPU rewrite mode select bit (Note 2)
0: Normal mode (Software commands invalid)
1: CPU rewrite mode (Software commands acceptable)
CPU rewrite mode entry flag
0: Normal mode (Software commands invalid)
1: CPU rewrite mode (Software commands acceptable)
Flash memory reset bit (Note 3)
0: Normal operation
1: Reset
User area / Boot area select bit
0: User ROM area accessed
1: Boot ROM area accessed
Reserved bits (“0” at write, undefined at read)
b0
b7
Notes1: The contents of flash memory control register are “XXX00001” just after reset release.
2: For this bit to be set to “1”, the user needs to write “0” and then “1” to it in succession.
Use the control program in the RAM for write to this bit.
3: This bit is valid when the CPU rewrite mode select bit is “1”. Set this bit 3 to “0” subsequently after
setting bit 3 to “1”.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M30843FHGP | 32-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP100 |
| M30845FHGP | 32-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP144 |
| M30843FWTGP | 32-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP100 |
| M30842MC-XXXGP | 32-BIT, MROM, 32 MHz, MICROCONTROLLER, PQFP144 |
| M30843FJGP | 32-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M30845FJGP D3 | 制造商:Renesas Electronics Corporation 功能描述: |
| M30845FJGP D5 | 制造商:Renesas Electronics Corporation 功能描述: |
| M30845FJGP#U3 | 功能描述:IC M32C MCU FLASH 512K 144LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:M16C™ M32C/80/84 標(biāo)準(zhǔn)包裝:160 系列:S08 核心處理器:S08 芯體尺寸:8-位 速度:40MHz 連通性:I²C，LIN，SCI，SPI 外圍設(shè)備:LCD，LVD，POR，PWM，WDT 輸入/輸出數(shù):53 程序存儲(chǔ)器容量:32KB（32K x 8） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:1.9K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 12x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:64-LQFP 包裝:托盤 |
| M30845FJGP#U5 | 功能描述:IC M32C MCU FLASH 512K 144LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:M16C™ M32C/80/84 標(biāo)準(zhǔn)包裝:96 系列:PIC® 16F 核心處理器:PIC 芯體尺寸:8-位 速度:20MHz 連通性:I²C，SPI 外圍設(shè)備:欠壓檢測/復(fù)位，POR，PWM，WDT 輸入/輸出數(shù):11 程序存儲(chǔ)器容量:3.5KB（2K x 14） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:128 x 8 電壓 - 電源 (Vcc/Vdd):2.3 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 包裝:管件 |
| M30845FJTGP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16/32-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。