參數(shù)資料
型號: M34551E8
廠商: Mitsubishi Electric Corporation
英文描述: 4-BIT SINGLE-CHIP MICROCOMPUTER
中文描述: 4位單片機
文件頁數(shù): 15/68頁
文件大?。?/td> 698K
代理商: M34551E8
15
MITSUBISHI MICROCOMPUTERS
4551 Group
SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER for
INFRARED REMOTE CONTROL TRANSMITTER
(6) Interrupt control register
G
Interrupt control register V1
Interrupt enable bits of external 0, timer 1 and timer 2 are
assigned to register V1. Set the contents of this register
through register A with the TV1A instruction. The TAV1
instruction can be used to transfer the contents of register
V1 to register A.
Table 6 Interrupt control register
V1
3
V1
2
V1
1
V1
0
Timer 2 interrupt enable bit
Timer 1 interrupt enable bit
Not used
External 0 interrupt enable bit
0
1
0
1
0
1
0
1
Interrupt disabled (SNZT2 instruction is valid)
Interrupt enabled (SNZT2 instruction is invalid)
Interrupt disabled (SNZT1 instruction is valid)
Interrupt enabled (SNZT1 instruction is invalid)
This bit has no function, but read/write is enabled.
Interrupt disabled (SNZ0 instruction is valid)
Interrupt enabled (SNZ0 instruction is invalid)
Interrupt control register V1
at reset : 0000
2
at power down : 0000
2
R/W
Note: “R” represents read enabled, and “W” represents write enabled.
(7) Interrupt sequence
Interrupts occur only when the respective INTE flag, interrupt
enable bits (V1
0
–V1
3
), and interrupt request flags (EXF0, T1F,
T2F) are “1.” The interrupt actually occurs 2 to 3 machine
cycles after the cycle in which all three conditions are satisfied.
The interrupt occurs after 3 machine cycles only when the
three interrupt conditions are satisfied on execution of other
than one-cycle instructions (Refer to Figure 16).
Fig. 16 Interrupt sequence
The address is stacked to the last cycle.
This interval of cycles depends on the executed instruction at the time when each interrupt activated
condition is satisfied.
2 to 3 machine cycles
(Note 1, 2)
Software starts from the
interrupt address.
Flag cleared
Interrupt enabled state
EI instruction
execution cycle
Interrupt enable
flag (INTE)
Retaining level for 4 cycles or
more of STCK is necessary.
Interrupt disabled state
EXF0
flag
T1F, T2F
flags
INT pin
External
interrupt
Timer 1
and
Timer 2
interrupts
Interrupt activated
condition is satisfied.
G
When an interrupt request flag is set after its interrupt is enabled
1 machine cycle
System clock (STCK)
“H”
“L”
“1”
“0”
“1”
“0”
“1”
“0”
Notes 1:
2:
相關PDF資料
PDF描述
M34551M4 SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER for INFRARED REMOTE CONTROL TRANSMITTER
M34551M8 SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER for INFRARED REMOTE CONTROL TRANSMITTER
M34570EDFP SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34570M8-117FP SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34570E8FP SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
相關代理商/技術參數(shù)
參數(shù)描述
M34551E8-XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER for INFRARED REMOTE CONTROL TRANSMITTER
M34551M4 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:4-BIT SINGLE-CHIP MICROCOMPUTER
M34551M4-XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER for INFRARED REMOTE CONTROL TRANSMITTER
M34551M8 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:4-BIT SINGLE-CHIP MICROCOMPUTER
M34552G8FP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER