- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄69011 > M34552G8FP 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP48 PDF資料下載
參數(shù)資料
| 型號(hào)： | M34552G8FP |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP48 |
| 封裝： | 7 X 10 MM, 0.65 MM PITCH, PLASTIC, QFP-48 |
| 文件頁(yè)數(shù)： | 8/143頁(yè) |
| 文件大?。?/td> | 0K |
| 代理商： | M34552G8FP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)
8: REGISTERS
S1D13505F00A HARDWARE FUNCTIONAL
EPSON
1-93
SPECIFICATION (X23A-A-001-12)
Pins MA9, MA10, MA11 are multi-functional – they can be DRAM address outputs or
general purpose IO dependent on the DRAM type. MD[7:6] are used to identify the
DRAM type and congure these pins as follows:
These bits are used to control the direction of these pins when they are used as general
purpose IO. These bits have no effect when the pins are used as DRAM address outputs.
bit 3
GPIO3 Pin IO Conguration
When this bit = 1, the GPIO3 pin is congured as an output pin.
When this bit = 0 (default), the GPIO3 pin is congured as an input pin.
bit 2
GPIO2 Pin IO Conguration
When this bit = 1, the GPIO2 pin is congured as an output pin.
When this bit = 0 (default), the GPIO2 pin is congured as an input pin.
bit 1
GPIO1 Pin IO Conguration
When this bit = 1, the GPIO1 pin is congured as an output pin.
When this bit = 0 (default), the GPIO1 pin is congured as an input pin.
This register position is reserved for future use.
bit 3
GPIO3 Pin IO Status
When GPIO3 is congured as an output (see REG[1Eh]), a “1” in this bit drives GPIO3
high and a “0” in this bit drives GPIO3 low.
When GPIO3 is congured as an input, a read from this bit returns the status of GPIO3.
bit 2
GPIO2 Pin IO Status
When GPIO2 is congured as an output (see REG[1Eh]), a “1” in this bit drives GPIO2
high and a “0” in this bit drives GPIO2 low.
When GPIO2 is congured as an input, a read from this bit returns the status of GPIO2.
bit 1
GPIO1 Pin IO Status
When GPIO1 is congured as an output (see REG[1Eh]), a “1” in this bit drives GPIO1
high and a “0” in this bit drives GPIO1 low.
When GPIO1 is congured as an input, a read from this bit returns the status of GPIO1.
General IO Pins Configuration Register 0
REG[1Eh]
RO
n/a
GPIO3 Pin
IO Cong.
GPIO2 Pin
IO Cong.
GPIO1 Pin
IO Cong.
n/a
Table 8-11 MA/GPIO Pin Functionality
MD[7:6] at Rising
Edge of RESET#
Pin Function
MA9
MA10
MA11
00
GPIO3
GPIO1
GPIO2
01
MA9
GPIO1
GPIO2
10
MA9
GPIO1
GPIO2
11
MA9
MA10
MA11
General IO Pins Configuration Register 1
REG[1Fh]
RW
n/a
General IO Pins Control Register 0
REG[20h]
RW
n/a
GPIO3 Pin
IO Status
GPIO2 Pin
IO Status
GPIO1 Pin
IO Status
n/a
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M34552M8H-XXXFP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP48 |
| M34552G8HFP | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP48 |
| M34556G8HFP | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PDSO42 |
| M34556M8-XXXFP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO42 |
| M34556M8H-XXXFP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO42 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M34552G8HFP | 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34552M4H-XXXFP | 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34552M4-XXXFP | 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34552M8H-XXXFP | 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34552M8-XXXFP | 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。